CY7C1363D - 9-Mbit Flow-Through SRAM

Product Overview

Cypress Semiconductor

Datasheet Details

Part number	CY7C1363D
Manufacturer	Cypress Semiconductor
File Size	0.96 MB
Description	9-Mbit Flow-Through SRAM
Datasheet	CY7C1363D Datasheet
Additional preview pages of the CY7C1363D datasheet.

Product details

Description

The CY7C1363D is a 3.3 V, 512K × 18 synchronous flow-through SRAM, respectively designed to interface with high speed microprocessors with minimum glue logic.Maximum access delay from clock rise is 6.5 ns (133 MHz version).A 2-bit on-chip counter captures the first addres

Features

Supports 133 MHz bus operations.
512K × 18 common I/O.
3.3 V.
5% and +10% core power supply (VDD).
2.5 V or 3.3 V I/O power supply (VDDQ).
Fast clock-to-output times.
6.5 ns (133-MHz version).
Provide high performance 2-1-1-1 access rate.
User-selectable burst counter supporting Intel Pentium interleaved or linear burst sequences.
Separate processor and controller address strobes.
Synchronous self-timed write.
Asynchronous output.

📁 Similar Datasheet

CY7C136AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
CY7C136E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
CY7C131E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
CY7C1370C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
CY7C1370CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
CY7C1370D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM (Cypress)
CY7C1371C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture (Cypress)

Other Datasheets by Cypress Semiconductor

CY7C1363C - (CY7C1361C / CY7C1363C) 9-Mbit (256K x 36/512K x 18) Flow-Through SRAM
CY7C136 - 2K x 8 Dual-Port Static RAM
CY7C1360C - 9-Mbit Pipelined SRAM
CY7C1360V25 - 256K x 36/256K x 32/512K x 18 Pipelined SRAM
CY7C1361C - (CY7C1361C / CY7C1363C) 9-Mbit (256K x 36/512K x 18) Flow-Through SRAM
CY7C1362C - 9-Mbit Pipelined SRAM

Published: Mar 13, 2017 |