Datasheet4U Logo Datasheet4U.com

CY7C1363D - 9-Mbit Flow-Through SRAM

General Description

microprocessors with minimum glue logic.

delay from clock rise is 6.5 ns (133 MHz version).

Key Features

  • Supports 133 MHz bus operations.
  • 512K × 18 common I/O.
  • 3.3 V.
  • 5% and +10% core power supply (VDD).
  • 2.5 V or 3.3 V I/O power supply (VDDQ).
  • Fast clock-to-output times.
  • 6.5 ns (133-MHz version).
  • Provide high performance 2-1-1-1 access rate.
  • User-selectable burst counter supporting Intel Pentium interleaved or linear burst sequences.
  • Separate processor and controller address strobes.
  • Synchronous self-timed write.
  • Asynchronous output.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C136AE 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C136E 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C131AE 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C131E 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C1370C 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture Cypress

Other Datasheets by Cypress (now Infineon)

Part Number Description
CY7C1363C (CY7C1361C / CY7C1363C) 9-Mbit (256K x 36/512K x 18) Flow-Through SRAM
CY7C136 2K x 8 Dual-Port Static RAM
CY7C1360C 9-Mbit Pipelined SRAM
CY7C1360V25 256K x 36/256K x 32/512K x 18 Pipelined SRAM
CY7C1361C (CY7C1361C / CY7C1363C) 9-Mbit (256K x 36/512K x 18) Flow-Through SRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CY7C1363D 9-Mbit (512K × 18) Flow-Through SRAM 9-Mbit (512K × 18) Flow-Through SRAM Features ■ Supports 133 MHz bus operations ■ 512K × 18 common I/O ■ 3.3 V – 5% and +10% core power supply (VDD) ■ 2.5 V or 3.3 V I/O power supply (VDDQ) ■ Fast clock-to-output times ❐ 6.5 ns (133-MHz version) ■ Provide high performance 2-1-1-1 access rate ■ User-selectable burst counter supporting Intel Pentium interleaved or linear burst sequences ■ Separate processor and controller address strobes ■ Synchronous self-timed write ■ Asynchronous output enable ■ Available in Pb-free 100-pin TQFP package ■ TQFP available with 3-chip enable ■ “ZZ” sleep mode option Functional Description The CY7C1363D is a 3.