The CY7C1379C is a 3.3V, 256K x 32 Synchronous Flow-through Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states.
Features
Can support up to 133-MHz bus operations with zero wait states.
Data is transferred on every clock.
Pin compatible and functionally equivalent to ZBT™ devices.
Internally self-timed output buffer control to eliminate the need to use OE.
CY7C1370B- (CY7C1370B / CY7C1372B) 512K X 36/1M X 18 Pipelined SRAM
CY7C1370DV25- 18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1370KV25- 18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1370KV33- 18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1370KVE33- 18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1371B- (CY7C1371B / CY7C1373B) 512K x 36/1M x 18 Flow-Thru SRAM
CY7C1371D- 18-Mbit (512 K x 36/1 M x 18) Flow-Through SRAM
Full PDF Text Transcription
Click to expand full text
CY7C1379C
9-Mbit (256K x 32) Flow-through SRAM with NoBL™ Architecture
Features
• Can support up to 133-MHz bus operations with zero wait states — Data is transferred on every clock • Pin compatible and functionally equivalent to ZBT™ devices • Internally self-timed output buffer control to eliminate the need to use OE • Registered inputs for flow-through operation • Byte Write capability • 256K x 32 common I/O architecture • Single 3.3V power supply (VDD) • Fast clock-to-output times — 6.
CY7C1379C Datasheet
