Datasheet4U Logo Datasheet4U.com

CY7C1380CV25 - (CY7C1380CV25 / CY7C1382CV25) 512K x 36/1M x 18 Pipelined SRAM

Datasheet Summary

Description

The Cypress Synchronous Burst SRAM family employs highspeed, low-power CMOS designs using advanced single-layer polysilicon, triple-layer metal technology.

Each memory cell consists of six transistors.

Features

  • Fast clock speed: 250, 225, 200, 167 MHz Provide high-performance 3-1-1-1 access rate Fast OE access times: 2.6, 2.8, 3.0, 3.4 ns Optimal for depth expansion Single 2.5V ±5% power supply Common data inputs and data outputs Byte Write Enable and Global Write control Chip enable for address pipeline Address, data, and control registers Internally self-timed Write cycle Burst control pins (.

📥 Download Datasheet

Datasheet preview – CY7C1380CV25

Datasheet Details

Part number CY7C1380CV25
Manufacturer Cypress Semiconductor
File Size 545.93 KB
Description (CY7C1380CV25 / CY7C1382CV25) 512K x 36/1M x 18 Pipelined SRAM
Datasheet download datasheet CY7C1380CV25 Datasheet
Additional preview pages of the CY7C1380CV25 datasheet.

📁 Similar Datasheet

  • CY7C1380S - 18-Mbit (512 K x 36/1 M x 18) Pipelined SRAM (Cypress)
  • CY7C1381D - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM (Cypress)
  • CY7C1382S - 18-Mbit (512 K x 36/1 M x 18) Pipelined SRAM (Cypress)
  • CY7C1383D - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM (Cypress)
  • CY7C1383F - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM (Cypress)
  • CY7C1386S - 18-Mbit (512 K x 36) Pipelined DCD Sync SRAM (Cypress)
  • CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C131E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C136AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C136E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com 380CV25 PRELIMINARY CY7C1380CV25 CY7C1382CV25 512K x 36/1M x 18 Pipelined SRAM Features • • • • • • • • • • • Fast clock speed: 250, 225, 200, 167 MHz Provide high-performance 3-1-1-1 access rate Fast OE access times: 2.6, 2.8, 3.0, 3.4 ns Optimal for depth expansion Single 2.5V ±5% power supply Common data inputs and data outputs Byte Write Enable and Global Write control Chip enable for address pipeline Address, data, and control registers Internally self-timed Write cycle Burst control pins (interleaved or linear burst sequence) • Automatic power-down available using ZZ mode or CE deselect • Available in 119-ball bump BGA, 165-ball FBGA and 100-pin TQFP packages • JTAG boundary scan for BGA packaging version (CLK).
Published: |