Datasheet4U Logo Datasheet4U.com

CYM1465A - 512K x 8 PDIP Static RAM

Datasheet Summary

Description

The CYM1465A is a high-performance CMOS static RAM organized as 512K words by 8 bits.

Easy memory expansion is provided by an active LOW chip enable (CE), an active LOW Output Enable (OE), and three-state drivers.

Features

  • 4.5V.
  • 5.5V operation CMOS SRAM for optimum speed and power Low active power (165 mW max. ) Low standby power (L Version).
  • (110 µW max) 2V data retention (L Version) JEDEC-compatible pinout 32-pin, 0.6-inch-wide DIP package TTL-compatible inputs and outputs an automatic power-down feature that reduces power consumption by more than 99% when deselected. Writing to the SRAM is accomplished when the chip sel.

📥 Download Datasheet

Datasheet preview – CYM1465A

Datasheet Details

Part number CYM1465A
Manufacturer Cypress Semiconductor
File Size 202.61 KB
Description 512K x 8 PDIP Static RAM
Datasheet download datasheet CYM1465A Datasheet
Additional preview pages of the CYM1465A datasheet.

📁 Similar Datasheet

Other Datasheets by Cypress Semiconductor
  • CYM1464 - 512Kx8 Static RAM Module
  • CYM1441 - 256K x 8 Static RAM Module
  • CYM1471 - (CYM1471 / CYM1481) 2048k X 8 SRAM Module
  • CYM1481 - (CYM1471 / CYM1481) 2048k X 8 SRAM Module
  • CYM1821 - 16K x 32 Static RAM Module
  • CYM1831 - 64K x 32 Static RAM Module
  • CYM1846 - 512K x 32 Static RAM Module
  • CYM1851 - 1024K x 32 Static RAM Module

Full PDF Text Transcription

Click to expand full text
65A www.DataSheet4U.com CYM1465A 512K x 8 PDIP Static RAM Features • • • • • • • • 4.5V–5.5V operation CMOS SRAM for optimum speed and power Low active power (165 mW max.) Low standby power (L Version)—(110 µW max) 2V data retention (L Version) JEDEC-compatible pinout 32-pin, 0.6-inch-wide DIP package TTL-compatible inputs and outputs an automatic power-down feature that reduces power consumption by more than 99% when deselected. Writing to the SRAM is accomplished when the chip select (CS) and write enable (WE) inputs are both LOW. Data on the eight input/output pins (I/O0 through I/O7) of the device is then written into the memory location specified on the address pins (A0 through A18).
Published: |