Datasheet4U Logo Datasheet4U.com

CYWB0224ABS - West Bridge Astoria

This page provides the datasheet information for the CYWB0224ABS, a member of the CYWB0224ABM West Bridge Astoria family.

Datasheet Summary

Description

Clock/SPI clock Chip Enable/NAND Chip Select/SPI Slave Select Address Bus 0/PNAND Command Latch Address Bus 1/PNAND Ready_Buy Addr.

Bus [3:2] Addr.

Bus 4/NAND Write Protect Address Bus 5/I2C clock Address Bus 6/I2C data Addr.

Features

  • Pseudo CRAM interface (Antioch Interface) Pseudo NAND Flash interface SPI (slave mode) interface DMA slave support N-Xpress™ NAND Controller Technology.
  • Interleave up to 16 NANDs with 8 Chip Enables (CE#) for x8 or x16 SLC (CYWB0224ABS) or MLC (CYWB0224ABM) NAND flash devices. 4-bit Error Correction Coding Bad Block Management Static Wear Leveling Ultra low power, 1.8V core operation Low Power Modes Small footprint, 6x6mm VFBG.

📥 Download Datasheet

Datasheet preview – CYWB0224ABS

Datasheet Details

Part number CYWB0224ABS
Manufacturer Cypress Semiconductor
File Size 262.46 KB
Description West Bridge Astoria
Datasheet download datasheet CYWB0224ABS Datasheet
Additional preview pages of the CYWB0224ABS datasheet.
Other Datasheets by Cypress Semiconductor

Full PDF Text Transcription

Click to expand full text
ADVANCE INFORMATION CYWB0224ABS/CYWB0224ABM TM TM West Bridge Astoria Features ■ ❐ ❐ ❐ ❐ ■ ■ ■ ■ ■ Pseudo CRAM interface (Antioch Interface) Pseudo NAND Flash interface SPI (slave mode) interface DMA slave support N-Xpress™ NAND Controller Technology ❐ Interleave up to 16 NANDs with 8 Chip Enables (CE#) for x8 or x16 SLC (CYWB0224ABS) or MLC (CYWB0224ABM) NAND flash devices. 4-bit Error Correction Coding Bad Block Management Static Wear Leveling Ultra low power, 1.8V core operation Low Power Modes Small footprint, 6x6mm VFBGA Supports I2C boot and Processor Boot Selectable Clock Input Frequencies ❐ ❐ ❐ ❐ ■ www.DataSheet4U.
Published: |