Datasheet4U Logo Datasheet4U.com

W161 - 133-MHz Spread Spectrum FTG

General Description

CPU Clock Outputs 0 through 2: CPU clock outputs.

Their output voltage swing is controlled by voltage applied to VDDQ2.

PCI Clock Outputs 0 through 9: Output voltage swing is controlled by voltage applied to VDDQ3.

Key Features

  • Maximized EMI Suppression using Cypress’s Spread Spectrum Technology.
  • Three copies of CPU outputs at 100 or 133 MHz.
  • Three copies of 66-MHz output at 3.3V.
  • Ten copies of PCI clocks at 33 MHz, 3.3V.
  • Two copies of 14.318-MHz reference output at 3.3V.
  • One copy of 48-MHz USB clock.
  • One copy of CPU-divide-by-2 output as reference input to Direct Rambus™ Clock Generator (Cypress W134).
  • Available in 48-pin SSOP (300 mils) Spread S.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
W160A 160 Lead Cerquad National Semiconductor
W168 Dual P-Channel 30V MOSFET VBsemi
W16NA40 STW16NA40 ST Microelectronics
W16NB60 STW16NB60 STMicroelectronics

Other Datasheets by Cypress (now Infineon)

Part Number Description
W162 Spread Aware/ Zero Delay Buffer
W163 Spread Aware/ Zero Delay Buffer
W164 Spread Spectrum Desktop/Notebook System Frequency Generator
W166 Spread Spectrum Frequency Timing Generator
W167B 133-MHz Spread Spectrum FTG

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PRELIMINARY W161 133-MHz Spread Spectrum FTG for Pentium® II Platforms Features • Maximized EMI Suppression using Cypress’s Spread Spectrum Technology • Three copies of CPU outputs at 100 or 133 MHz • Three copies of 66-MHz output at 3.3V • Ten copies of PCI clocks at 33 MHz, 3.3V • Two copies of 14.318-MHz reference output at 3.3V • One copy of 48-MHz USB clock • One copy of CPU-divide-by-2 output as reference input to Direct Rambus™ Clock Generator (Cypress W134) • Available in 48-pin SSOP (300 mils) Spread Spectrum Modulation:..................................... –0.5% CPU to 3V66 Output Offset: ............. 0.0–1.5 ns (CPU leads) 3V66 to PCI Output Offset:.............. 1.5–3.0 ns (3V66 leads) CPU to IOAPIC Output Offset: ......... 1.5–4.0 ns (CPU leads) Table 1.