Datasheet4U Logo Datasheet4U.com

W163 - Spread Aware/ Zero Delay Buffer

Description

Reference Input: The output signals Q0:3 will be synchronized to this signal unless the device is programmed to bypass the PLL.

Outputs: These signals will be synchronous and of equal frequency to the signal input at pin 1.

Features

  • Spread Aware™.
  • designed to work with SSFTG reference signals.
  • Outputs may be three-stated.
  • Available in 8-pin SOIC package.
  • Extra strength output drive available (-15 version).
  • Internal feedback maximized the number of outputs available in 8-pin package Key Specifications Operating Voltage: 3.3V±10% Operating Range: 10 < fOUT < 133 MHz Cycle-to-Cycle Jitter: 200 ps Output-to-Output Skew: 250 ps Device-to-Device Skew: 700 ps Propagation De.

📥 Download Datasheet

Datasheet preview – W163

Datasheet Details

Part number W163
Manufacturer Cypress
File Size 89.10 KB
Description Spread Aware/ Zero Delay Buffer
Datasheet download datasheet W163 Datasheet
Additional preview pages of the W163 datasheet.
Other Datasheets by Cypress Semiconductor

Full PDF Text Transcription

Click to expand full text
W163 Spread Aware™, Zero Delay Buffer Features • Spread Aware™—designed to work with SSFTG reference signals • Outputs may be three-stated • Available in 8-pin SOIC package • Extra strength output drive available (-15 version) • Internal feedback maximized the number of outputs available in 8-pin package Key Specifications Operating Voltage: ................................................ 3.3V±10% Operating Range: ................................ 10 < fOUT < 133 MHz Cycle-to-Cycle Jitter: .................................................. 200 ps Output-to-Output Skew: .............................................. 250 ps Device-to-Device Skew:............................................... 700 ps Propagation Delay: ......................................................
Published: |