CY7C1373C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture
Datasheet Summary
Description
The CY7C1371C/CY7C1373C is a 3.3V, 512K x 36/ 1M x 18 Synchronous Flow-through Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states.
Features
No Bus Latency™ (NoBL™) architecture eliminates dead cycles between write and read cycles.
Can support up to 133-MHz bus operations with zero wait states.
Data is transferred on every clock.
Pin compatible and functionally equivalent to ZBT™ devices.
Internally self-timed output buffer control to eliminate the need to use OE.
CY7C1372C- 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1372CV25- 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1372D- 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM
Full PDF Text Transcription
Click to expand full text
CY7C1371C CY7C1373C
18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL™ Architecture
Features
• No Bus Latency™ (NoBL™) architecture eliminates dead cycles between write and read cycles • Can support up to 133-MHz bus operations with zero wait states — Data is transferred on every clock • Pin compatible and functionally equivalent to ZBT™ devices • Internally self-timed output buffer control to eliminate the need to use OE • Registered inputs for flow-through operation • Byte Write capability • 3.3V/2.5V I/O power supply • Fast clock-to-output times — 6.5 ns (for 133-MHz device) — 7.5 ns (for 117-MHz device) — 8.
CY7C1373C Datasheet
