Datasheet4U Logo Datasheet4U.com

74AUP1G34 - SINGLE BUFFER GATE

Description

The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications.

The 74AUP1G34 is a single buffer gate with a standard push-pull output designed for operation over a power supply range of 0.8V to 3.6V.

Features

  • Advanced Ultra Low Power (AUP) CMOS.
  • Supply Voltage Range from 0.8V to 3.6V.
  • ±4mA Output Drive at 3.0V.
  • Low Static power consumption.
  • ICC < 0.9µA.
  • Low Dynamic Power Consumption.
  • CPD = 6.3pF (Typical at 3.6V).
  • Schmitt Trigger Action at All Inputs Make the Circuit Tolerant for Slower Input Rise and Fall Time. The hysteresis is typically 250mV at VCC = 3.0V.
  • IOFF Supports Partial-Power-Down Mode Operation.
  • ESD Protection Exceeds JESD 22.
  • 2000-.

📥 Download Datasheet

Datasheet preview – 74AUP1G34

Datasheet Details

Part number 74AUP1G34
Manufacturer DIODES
File Size 302.44 KB
Description SINGLE BUFFER GATE
Datasheet download datasheet 74AUP1G34 Datasheet
Additional preview pages of the 74AUP1G34 datasheet.

📁 Similar Datasheet

Other Datasheets by Diodes

Full PDF Text Transcription

Click to expand full text
74AUP1G34 SINGLE BUFFER GATE Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications. Pin Assignments The 74AUP1G34 is a single buffer gate with a standard push-pull output designed for operation over a power supply range of 0.8V to 3.6V. The device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output preventing damaging current backflow when the device is powered down. The gate performs the positive Boolean function: YA Future Product Features  Advanced Ultra Low Power (AUP) CMOS  Supply Voltage Range from 0.8V to 3.6V  ±4mA Output Drive at 3.0V  Low Static power consumption  ICC < 0.9µA  Low Dynamic Power Consumption  CPD = 6.
Published: |