Datasheet4U.com

74AUP1G34-Q100 - Low-power buffer

Product Overview

nexperia

📥 Download Datasheet

74AUP1G34-Q100 Low-power buffer by nexperia - Datasheet Preview — Datasheet preview – 74AUP1G34-Q100

Datasheet Details

Part number	74AUP1G34-Q100
Manufacturer	nexperia
File Size	214.63 KB
Description	Low-power buffer
Datasheet	74AUP1G34-Q100 Datasheet
Additional preview pages of the 74AUP1G34-Q100 datasheet.

Product details

Description

The 74AUP1G34-Q100 is a single buffer.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V.

Features

Automotive product qualification in accordance with AEC-Q100 (Grade 1).
Specified from -40 °C to +85 °C and from -40 °C to +125 °C.
Wide supply voltage range from 0.8 V to 3.6 V.
CMOS low power dissipation.
High noise immunity.
Overvoltage tolerant inputs to 3.6 V.
Low noise overshoot and undershoot < 10 % of VCC.
IOFF circuitry provides partial power-down mode operation.
Latch-up performance exceeds 100 mA per JES.

📁 Similar Datasheet

74AUP1G34 - Low-power buffer (NXP)
74AUP1G34 - SINGLE BUFFER GATE (Diodes)
74AUP1G32 - Low-power 2-input OR gate (NXP)
74AUP1G32 - SINGLE 2 INPUT POSITIVE OR GATE (Diodes)
74AUP1G3208 - Low Power 3-Input OR-AND Gate (NXP)
74AUP1G332 - Low Power 3-Input OR Gate (NXP)
74AUP1G373 - Low-power D-type transparent latch (NXP Semiconductors)
74AUP1G386 - Low-power 3-input EXCLUSIVE-OR gate (NXP Semiconductors)

Other Datasheets by nexperia

74AUP1G34 - Low-power buffer
74AUP1G32 - Low-power 2-input OR-gate
74AUP1G32-Q100 - Low-power 2-input OR-gate
74AUP1G3208 - Low-power 3-input OR-AND gate
74AUP1G332 - Low-power 3-input OR-gate
74AUP1G373 - Low-power D-type transparent latch

Published: Jul 29, 2019 |