Datasheet4U Logo Datasheet4U.com

74HCT138 - 3 TO 8 LINE DECODER DEMULTIPLEXER

General Description

The 74HCT138 is a high speed CMOS device that is designed to be pin compatable with 74LS low power Schottky types.

Key Features

  • Wide Supply Voltage Range from 4.5V to 5.5V.
  • Sinks or sources 8mA at VCC = 4.5V.
  • CMOS low power consumption.
  • Schmitt Trigger Action at All Inputs.
  • Inputs accept up to 6.0V.
  • ESD Protection Tested per JESD 22.
  • Exceeds 200-V Machine Model (A115-A).
  • Exceeds 2000-V Human Body Model (A114-A).
  • Exceeds 1000-V Charged Device Model (C101C).
  • Latch-Up Exceeds 250mA per JESD 78, Class II.
  • Totally Lead-Free & Fully RoHS Compli.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HCT138 3-to-8 line decoder/demultiplexer nexperia
74HCT138 3-to-8 line decoder/demultiplexer NXP
74HCT138-Q100 3-to-8 line decoder/demultiplexer nexperia
74HCT138BQ 3-to-8 line decoder/demultiplexer nexperia
74HCT138D 3-to-8 line decoder/demultiplexer nexperia

Other Datasheets by Diodes Incorporated

Part Number Description
74HCT125 QUADRUPLE 3-STATE BUFFERS
74HCT126 QUADRUPLE 3-STATE BUFFERS
74HCT14 HEX INVERTERS
74HCT164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS
74HCT00 QUADRUPLE 2-INPUT NAND GATES

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74HCT138 3 TO 8 LINE DECODER DEMULTIPLEXER Description The 74HCT138 is a high speed CMOS device that is designed to be pin compatable with 74LS low power Schottky types. Pin Assignments The device accepts a three bit binary weighted address on input pins A0, A1 and A2 and when enabled will produce one active low output with the remaing seven being high. There are two active LOW enable inputs E1 and E2, and one active HIGH enable input E3. The disabled device state results in all outputs being high. The enable state occurs with E1 and E2 asserted low and E3 asserted high. The multiple enable lines allow for the parallel expansion of decoders to create 4-to-16 line versions with no additional parts and 5-to-32 versions with the addition of a single inverter.