Datasheet4U Logo Datasheet4U.com

74HCT594 - 8-BIT SHIFT REGISTER

General Description

The 74HCT594 is a high speed CMOS device that is designed to be pin compatable with 74LS low power Schottky types.

An eight bit shift register accepts data from the serial input (DS) on each positive transition of the shift register clock (SHCP).

Key Features

  • Wide Supply Voltage Range from 4.5V to 5.5V.
  • Sinks or sources 8mA at VCC = 4.5V.
  • CMOS low power consumption.
  • Schmitt Trigger Action at All Inputs.
  • Inputs accept up to 6.0V.
  • ESD Protection Tested per JESD 22 Exceeds 200-V Machine Model (A115-A) Exceeds 2000-V Human Body Model (A114-A) Exceeds 1000-V Charged Device Model (C101C).
  • Latch-Up Exceeds 250mA per JESD 78, Class II.
  • Totally Lead-Free & Fully RoHS Compliant (Notes 1 &.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HCT594 8-bit shift register nexperia
74HCT594-Q100 8-bit shift register nexperia
74HCT594D 8-bit shift register nexperia
74HCT595 8-bit serial-in serial or parallel-out shift register NXP
74HCT595 serial or parallel-out shift register nexperia

Other Datasheets by Diodes Incorporated

Part Number Description
74HCT595 8-BIT SHIFT REGISTER
74HCT595S16 8-BIT SHIFT REGISTER
74HCT595T16 8-BIT SHIFT REGISTER
74HCT00 QUADRUPLE 2-INPUT NAND GATES
74HCT04 HEX INVERTERS

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74HCT594 8-BIT SHIFT REGISTER WITH 8-BIT OUTPUT REGISTER Description Pin Assignments The 74HCT594 is a high speed CMOS device that is designed to be pin compatable with 74LS low power Schottky types. An eight bit shift register accepts data from the serial input (DS) on each positive transition of the shift register clock (SHCP). When asserted low the shift register reset function (SHR) sets all shift register values to zero and is independent of all clocks. Also when asserted low the storage register reset function (STR) sets all shift register values to zero and is independent of all clocks Data from the input serial shift register is placed in the output register with a rising pulse on the storages resister clock (STCP).