EBE11UD8AHWA Overview
PRELIMINARY DATA SHEET .. 1GB Unbuffered DDR2 SDRAM DIMM EBE11UD8AHWA (128M words × 64 bits, 2 Ranks) Specifications Density: 1GB Organization ⎯ 128M words × 64 bits, 2 ranks Mounting 16 pieces of 512M bits DDR2 SDRAM sealed in FBGA Package:.
EBE11UD8AHWA Key Features
- Double-data-rate architecture; two data transfers per clock cycle
- The high-speed data transfer is realized by the 4 bits prefetch pipelined architecture
- Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the recei
- DQS is edge-aligned with data for READs; centeraligned with data for WRITEs
- Differential clock inputs (CK and /CK)
- DLL aligns DQ and DQS transitions with CK transitions
- mands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- Data mask (DM) for write data
- Posted /CAS by programmable additive latency for better mand and data bus efficiency
- Off-Chip-Driver Impedance Adjustment and On-DieTermination for better signal quality