EM44CM1688LBA - 1Gb Double DATA RATE-2 SDRAM

Datasheet Summary

Description

JEDEC Standard VDD/VDDQ=1.8V ± 0.1V.

All inputs and outputs are compatible with SSTL_18 interface.

Fully differential clock inputs (CK,/CK) operation.

8 Banks Posted CAS

Burst Length: 4 and 8.

Programmable CAS Latency (CL): 3, 4

Eorex

📥 Download Datasheet

Datasheet Details

Part number	EM44CM1688LBA
Manufacturer	Eorex
File Size	491.52 KB
Description	1Gb Double DATA RATE-2 SDRAM
Datasheet	EM44CM1688LBA Datasheet
Additional preview pages of the EM44CM1688LBA datasheet.

📁 Similar Datasheet

EM4444 - Read/Write UHF Identification Device (EM Microelectronic)
EM4450 - 1-KBit Read/Write Contactless Identification Device (EM Microelectronic)
EM4469 - 512 bit Read/Write Contactless Identification Device (EM Microelectronic)
EM44GT - CMOS 4 pad SMD kHz Range (EUROQUARTZ limited)
EM4 - Electronic Indicator (ETC)
EM4 - Tube (ETC)
EM4 - Tuning Indicator (Philips)
EM4022 - Multi Frequency Contactless Identification Device Anti-Collision compatible (EM Microelectronic - MARIN SA)
EM4025 - Read Only Contactless Identification Device with Anticollision (EM Microelectronic - MARIN SA)
EM4026 - Read only Contactless Identification Device (EM Microelectronic - MARIN SA)

Other Datasheets by Eorex

EM44CM1688LBB - 1Gb Double DATA RATE-2 SDRAM
EM44CM1688LBC - Double DATA RATE SDRAM
EM44DM0888LBA - Double DATA RATE SDRAM
EM428M1644RTA - Double DATA RATE SDRAM
EM42AM1684RTC - Double DATA RATE SDRAM
EM42BM3284LBA - Double DATA RATE SDRAM
EM42CM1684RTA - Double DATA RATE SDRAM
EM47CM1688SBB - 4Gb Double DATA RATE-3 SDRAM

Full PDF Text Transcription

Click to expand full text

eorex EM44CM1688LBA 1Gb (8M×8Bank×16) Double DATA RATE 2 SDRAM Features Description • JEDEC Standard VDD/VDDQ=1.8V ± 0.1V. • All inputs and outputs are compatible with SSTL_18 interface. • Fully differential clock inputs (CK,/CK) operation. • 8 Banks • Posted CAS • Burst Length: 4 and 8. • Programmable CAS Latency (CL): 3, 4 and 5. • Programmable Additive Latency (AL): 0, 1, 2, 3 and 4. • Write Latency (WL) =Read Latency (RL) -1. • Read Latency (RL) = Programmable Additive Latency (AL) + CAS Latency (CL) • Bi-directional Differential Data Strobe (DQS). • Data inputs on DQS centers when write. • Data outputs on DQS, /DQS edges when read. • On chip DLL align DQ, DQS and /DQS transition with CK transition. • DM mask write data-in at the both rising and falling edges of the data strobe.

Published: Feb 6, 2017 |