Datasheet4U Logo Datasheet4U.com

EM488M1644VTG - 128Mb Synchronous DRAM

Description

The EM488M1644VTG is Synchronous Dynamic Random Access Memory (SDRAM) organized as 2Meg words x 4 banks by 16 bits.

All inputs and outputs are synchronized with the positive edge of the clock.

Features

  • Fully Synchronous to Positive Clock Edge.
  • Single 3.3V 0.3V Power Supply.
  • LVTTL Compatible with Multiplexed Address.
  • Programmable Burst Length (B/L) - 1, 2, 4, 8 or Full Page.
  • Programmable CAS Latency (C/L) - 2 or 3.
  • Data Mask (DQM) for Read / Write Masking.
  • Programmable Wrap Sequence.
  • Sequential (B/L = 1/2/4/8/full Page).
  • Interleave (B/L = 1/2/4/8).
  • Burst Read with Single-bit Write Operation.
  • All.

📥 Download Datasheet

Datasheet Details

Part number EM488M1644VTG
Manufacturer Eorex
File Size 915.98 KB
Description 128Mb Synchronous DRAM
Datasheet download datasheet EM488M1644VTG Datasheet

📁 Similar Datasheet

  • EM4 - Electronic Indicator (ETC)
  • EM4 - Tube (ETC)
  • EM4 - Tuning Indicator (Philips)
  • EM4022 - Multi Frequency Contactless Identification Device Anti-Collision compatible (EM Microelectronic - MARIN SA)
  • EM4025 - Read Only Contactless Identification Device with Anticollision (EM Microelectronic - MARIN SA)
  • EM4026 - Read only Contactless Identification Device (EM Microelectronic - MARIN SA)
  • EM4033 - 64-bit Read Only CMOS (EM Microelectronic)
  • EM4034 - 13.56MHz ISO15693 Standard Compliant Contactless RW Identification Device (EM Microelectronic - MARIN SA)
  • EM4035 - 13.56MHz CRYPTO ISO15693 Compliant Contactless Identification Device (EM Microelectronic - MARIN SA)
  • EM4069 - 128-bit Read/Write Contactless Identification (EM Microelectronic)
Other Datasheets by Eorex

Full PDF Text Transcription

Click to expand full text
eorex EM488M1644VTG 128Mb (2M4Bank16) Synchronous DRAM Features • Fully Synchronous to Positive Clock Edge • Single 3.3V 0.3V Power Supply • LVTTL Compatible with Multiplexed Address • Programmable Burst Length (B/L) - 1, 2, 4, 8 or Full Page • Programmable CAS Latency (C/L) - 2 or 3 • Data Mask (DQM) for Read / Write Masking • Programmable Wrap Sequence – Sequential (B/L = 1/2/4/8/full Page) – Interleave (B/L = 1/2/4/8) • Burst Read with Single-bit Write Operation • All Inputs are sampled at the Rising Edge of the System Clock • Auto Refresh and Self Refresh • 4,096 Refresh Cycles / 64ms (15.6us) Description The EM488M1644VTG is Synchronous Dynamic Random Access Memory (SDRAM) organized as 2Meg words x 4 banks by 16 bits.
Published: |