74138 Datasheet PDF - Fairchild Semiconductor Decoder/Demultiplexer Specs

74138 - Decoder/Demultiplexer

Datasheet Summary

Description

These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times.

In high-performance memory systems these decoders can be used to minimize the effects of system decoding.

Features

s Designed specifically for high speed: Memory decoders Data transmission systems s DM74LS138 3-to-8-line decoders incorporates 3 enable inputs to simplify cascading and/or data reception s DM74LS139 contains two fully independent 2-to-4-line decoders/demultiplexers s Schottky clamped for high performance s Typical propagation delay (3 levels of logic) DM74LS138 DM74LS139 DM74LS138 DM74LS139 21 ns 21 ns 32 mW 34 mW s Typical power dissipation Ordering Code: Order Number DM74LS138M DM74LS138SJ.

Datasheet Details

Part number	74138
Manufacturer	Fairchild Semiconductor
File Size	81.81 KB
Description	Decoder/Demultiplexer
Datasheet	74138 Datasheet
Additional preview pages of the 74138 datasheet.

📁 Similar Datasheet

74138 - LOW POWER SCHOTTKY (ON Semiconductor)

7413 - Power MOSFET (International Rectifier)

74130 - Retriggerable Monostable Multivibrators (Texas Instruments)

74131 - 1-of-8 inverting decoder/demultiplexer with address register (ETC)

74132 - Quad 2-Input NAND Gates (National Semiconductor)

74134 - 12-input NAND gate (ETC)

74135 - Exclusive OR/NOR Gates (ETC)

74139 - T1/CEPT/ISDN-PRI Dual Transformer (Bourns Electronic Solutions)

74139 - Dual 2 to 4 Demultiplexers (ETC)

74139 - Dual Line 2-4 decoder (San Mao electronic)

Full PDF Text Transcription

Click to expand full text

DM74LS138 • DM74LS139 Decoder/Demultiplexer August 1986 Revised March 2000 DM74LS138 • DM74LS139 Decoder/Demultiplexer General Description These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times. In high-performance memory systems these decoders can be used to minimize the effects of system decoding. When used with high-speed memories, the delay times of these decoders are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible. The DM74LS138 decodes one-of-eight lines, based upon the conditions at the three binary select inputs and the three enable inputs.

Published: Apr 3, 2005 |