Datasheet4U Logo Datasheet4U.com

74LS253 - 3-STATE Data Selector/Multiplexer

General Description

Each of these Schottky-clamped data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR gates.

Separate output control inputs are provided for each of the two four-line sections.

Key Features

  • s 3-STATE version of DM74LS153 with same pinout s Schottky-diode-clamped transistors s Permit multiplexing from N-lines to one line s Performs parallel-to-serial conversion s Strobe/output control s High fanout totem-pole outputs s Typical propagation delay Data to output Select to output 12 ns 21 ns s Typical power dissipation 35 mW Ordering Code: Order Number DM74LS253M DM74LS253N Package Number M16A N16E Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LS251 LOW POWER SCHOTTKY ON Semiconductor
74LS251 1 of 8 Data Selectors/Multiplexers Hitachi Semiconductor
74LS256 Dual 4-Bit Addressable Latch Signetics
74LS256 Dual 4-Bit Addressable Latch National Semiconductor
74LS256 DUAL 4-BIT ADDRESSABLE LATCH Motorola

Other Datasheets by Fairchild (now onsemi)

Part Number Description
74LS251 3-STATE 1-of-8 Line Data Selector/Multiplexer
74LS257 3-STATE Quad 2-Data Selectors/Multiplexers
74LS257B 3-STATE Quad 2-Data Selectors/Multiplexers
74LS259 8-Bit Addressable Latches
74LS20 Dual 4-Input NAND Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74LS253 3-STATE Data Selector/Multiplexer August 1986 Revised March 2000 DM74LS253 3-STATE Data Selector/Multiplexer General Description Each of these Schottky-clamped data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR gates. Separate output control inputs are provided for each of the two four-line sections. The 3-STATE outputs can interface directly with data lines of bus-organized systems. With all but one of the common outputs disabled (at a high impedance state), the low impedance of the single enabled output will drive the bus line to a HIGH or LOW logic level.