Datasheet4U Logo Datasheet4U.com

74F273 - Octal D-Type Flip-Flop

Description

The 74F273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs.

The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered.

Features

  • s Ideal buffer for MOS microprocessor or memory s Eight edge-triggered D-type flip-flops s Buffered common clock s Buffered, asynchronous Master Reset s See 74F377 for clock enable version s See 74F373 for transparent latch version s See 74F374 for 3-STATE version Ordering Code: Order Number 74F273SC 74F273SJ 74F273PC Package Number M20B M20D N20A Package.

📥 Download Datasheet

Datasheet preview – 74F273

Datasheet Details

Part number 74F273
Manufacturer Fairchild
File Size 59.84 KB
Description Octal D-Type Flip-Flop
Datasheet download datasheet 74F273 Datasheet
Additional preview pages of the 74F273 datasheet.

📁 Similar Datasheet

  • 74F273 - Octal D Flip-Flop (National)
  • 74F273A - Octal D flip-flop (Philips)
  • 74F27 - Triple 3-input NOR gate (Philips)
  • 74F27 - TRIPLE 3-INPUT POSITIVE-NOR GATES (Texas Instruments)
  • 74F20 - DUAL 4-INPUT POSITIVE-NAND GATES (Texas Instruments)
  • 74F20 - Dual 4-input NAND gate (Philips)
  • 74F20 - Dual 4-Input NAND Gate (National)
  • 74F219 - 64-Bit Random Access Memory (National)
  • 74F219A - 64-bit TTL bipolar RAM (Philips)
  • 74F224 - 16 4 Synchronous FIFO (Philips)
Other Datasheets by Fairchild
  • 74F27 - Triple 3-Input NOR Gate
  • 74F20 - Dual 4-Input NAND Gate
  • 74F219 - 64-Bit Random Access Memory
  • 74F2240 - Octal Buffer/Line Driver
  • 74F2243 - Quad Bus Transceiver
  • 74F2244 - Octal Buffer/Line Driver
  • 74F240 - Octal Buffers/Line Drivers
  • 74F241 - Octal Buffers/Line Drivers

Full PDF Text Transcription

Click to expand full text
74F273 Octal D-Type Flip-Flop April 1988 Revised August 1999 74F273 Octal D-Type Flip-Flop General Description The 74F273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop’s Q output. All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.
Published: |