Datasheet4U Logo Datasheet4U.com

74F273 Datasheet Octal D Flip-flop

Manufacturer: National

Overview: 54F 74F273 Octal D Flip-Flop May 1995 54F 74F273 Octal D Flip-Flop General.

General Description

The ’F273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously The register is fully edge-triggered The state of each D input one setup time before the LOW-to-HIGH clock transition is transferred to the corresponding flip-flop’s Q output All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR input The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements

Key Features

  • Y Y Y Y Y Y Y Y Ideal buffer for MOS microprocessor or memory Eight edge-triggered D flip-flops Buffered common clock Buffered asynchronous Master Reset See ’F377 for clock enable version See ’F373 for transparent latch version See ’F374 for TRI-STATE version Guaranteed 4000V minimum ESD protection Commercial 74F273PC Military Package Number N20A Package.

74F273 Distributor & Price

Compare 74F273 distributor prices and check real-time stock availability from major suppliers. Prices and inventory may vary by region and order quantity.