Datasheet4U Logo Datasheet4U.com

74F273A - Octal D flip-flop

Description

The 74F273 has eight edge triggered D type flip

flops with individual D inputs and Q outputs.

flops simultaneously.

triggered.

Features

  • High impedance inputs for reduced loading (20µA in Low and High states).
  • Ideal buffer for MOS microprocessor or memory.
  • Eight edge.
  • triggered D.
  • type flip.
  • flops.
  • Buffered common clock.
  • Buffered asynchronous Master Reset.
  • See 74F377A for clock enable version.
  • See 74F373 for transparent latch version.
  • See 74F374 for 3.
  • State version.

📥 Download Datasheet

Datasheet preview – 74F273A

Datasheet Details

Part number 74F273A
Manufacturer Philips
File Size 79.98 KB
Description Octal D flip-flop
Datasheet download datasheet 74F273A Datasheet
Additional preview pages of the 74F273A datasheet.

📁 Similar Datasheet

  • 74F273 - Octal D-Type Flip-Flop (Fairchild)
  • 74F273 - Octal D Flip-Flop (National)
  • 74F27 - Triple 3-Input NOR Gate (Fairchild)
  • 74F27 - TRIPLE 3-INPUT POSITIVE-NOR GATES (Texas Instruments)
  • 74F20 - DUAL 4-INPUT POSITIVE-NAND GATES (Texas Instruments)
  • 74F20 - Dual 4-Input NAND Gate (Fairchild)
  • 74F20 - Dual 4-Input NAND Gate (National)
  • 74F219 - 64-Bit Random Access Memory (Fairchild)
  • 74F219 - 64-Bit Random Access Memory (National)
  • 74F2240 - Octal Buffer/Line Driver (Fairchild)
Other Datasheets by Philips

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS 74F273A Octal D flip-flop Product specification IC15 Data Handbook 1996 Mar 12 Philips Semiconductors Philips Semiconductors Product specification Octal D flip–flop 74F273A FEATURES • High impedance inputs for reduced loading (20µA in Low and High states) • Ideal buffer for MOS microprocessor or memory • Eight edge–triggered D–type flip–flops • Buffered common clock • Buffered asynchronous Master Reset • See 74F377A for clock enable version • See 74F373 for transparent latch version • See 74F374 for 3–State version DESCRIPTION The 74F273 has eight edge–triggered D–type flip–flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip–flops simultaneously.
Published: |