Datasheet4U Logo Datasheet4U.com

74F273A - Octal D flip-flop

General Description

The 74F273 has eight edge triggered D type flip

flops with individual D inputs and Q outputs.

flops simultaneously.

triggered.

Key Features

  • High impedance inputs for reduced loading (20µA in Low and High states).
  • Ideal buffer for MOS microprocessor or memory.
  • Eight edge.
  • triggered D.
  • type flip.
  • flops.
  • Buffered common clock.
  • Buffered asynchronous Master Reset.
  • See 74F377A for clock enable version.
  • See 74F373 for transparent latch version.
  • See 74F374 for 3.
  • State version.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74F273 Octal D-Type Flip-Flop Fairchild
74F273 Octal D Flip-Flop National
74F27 Triple 3-Input NOR Gate Fairchild
74F27 TRIPLE 3-INPUT POSITIVE-NOR GATES Texas Instruments
74F20 DUAL 4-INPUT POSITIVE-NAND GATES Texas Instruments

Other Datasheets by Philips Semiconductors (now NXP Semiconductors)

Part Number Description
74F27 Triple 3-input NOR gate
74F20 Dual 4-input NAND gate
74F219A 64-bit TTL bipolar RAM
74F224 16 4 Synchronous FIFO
74F2240 Octal inverter buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS 74F273A Octal D flip-flop Product specification IC15 Data Handbook 1996 Mar 12 Philips Semiconductors Philips Semiconductors Product specification Octal D flip–flop 74F273A FEATURES • High impedance inputs for reduced loading (20µA in Low and High states) • Ideal buffer for MOS microprocessor or memory • Eight edge–triggered D–type flip–flops • Buffered common clock • Buffered asynchronous Master Reset • See 74F377A for clock enable version • See 74F373 for transparent latch version • See 74F374 for 3–State version DESCRIPTION The 74F273 has eight edge–triggered D–type flip–flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip–flops simultaneously.