Datasheet4U Logo Datasheet4U.com

DM74LS85 - 4-Bit Magnitude Comparator

Description

These 4-bit magnitude comparators perform comparison of straight binary or BCD codes.

Three fully-decoded decisions about two, 4-bit words (A, B) are made and are externally available at three outputs.

These devices are fully expandable to any number of bits without external gates.

Features

  • s Typical power dissipation 52 mW s Typical delay (4-bit words) 24 ns Ordering Code: Order Number DM74LS85M DM74LS85N Package Number M16A N16E Package.

📥 Download Datasheet

Datasheet preview – DM74LS85

📁 Similar Datasheet

  • DM74LS85 - 4-Bit Magnitude Comparators (National Semiconductor)
  • DM74LS83A - 4-Bit Binary Adder (Fairchild Semiconductor)
  • DM74LS83A - 4-BIT BINARY ADDERS (National Semiconductor)
  • DM74LS86 - Quad 2-Input Exclusive-OR Gate (Fairchild Semiconductor)
  • DM74LS86 - Quad 2-Input Exclusive-OR Gates (National Semiconductor)
  • DM74LS00 - Quad 2-Input NAND Gate (Fairchild Semiconductor)
  • DM74LS00 - Quad 2-Input NAND Gates (National Semiconductor)
  • DM74LS02 - Quad 2-Input NOR Gate (Fairchild Semiconductor)
  • DM74LS02 - Quad 2-Input NOR Gates (National Semiconductor)
  • DM74LS03 - Quad 2-Input NAND Gates (Fairchild Semiconductor)
Other Datasheets by Fairchild

    Full PDF Text Transcription

    Click to expand full text
    DM74LS85 4-Bit Magnitude Comparator August 1986 Revised March 2000 DM74LS85 4-Bit Magnitude Comparator General Description These 4-bit magnitude comparators perform comparison of straight binary or BCD codes. Three fully-decoded decisions about two, 4-bit words (A, B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade. The A > B, A < B, and A = B outputs of a stage handling less-significant bits are connected to the corresponding inputs of the next stage handling more-significant bits. The stage handling the leastsignificant bits must have a high-level voltage applied to the A = B input.
    Published: |