Datasheet4U Logo Datasheet4U.com

29F800 - 8M (1M X 8/512K X 16) BIT

General Description

The MBM29F800TA/BA is a 8M-bit, 5.0 V-only Flash memory organized as 1M bytes of 8 bits each or 512K words of 16 bits each.

The MBM29F800TA/BA is offered in a 48-pin TSOP(I) and 44-pin SOP packages.

This device is designed to be programmed in-system with the standard system 5.0 V VCC supply.

Key Features

  • Single 5.0 V read, write, and erase Minimizes system level power requirements.
  • Compatible with JEDEC-standard commands Uses same software commands as E2PROMs.
  • Compatible with JEDEC-standard world-wide pinouts 48-pin TSOP(I) (Package suffix: PFTN.
  • Normal Bend Type, PFTR.
  • Reversed Bend Type) 44-pin SOP (Package suffix: PF).
  • Minimum 100,000 write/erase cycles.
  • High performance 55 ns maximum access time.
  • Sector erase architectu.

📥 Download Datasheet

Datasheet Details

Part number 29F800
Manufacturer Fujitsu Media Devices Limited
File Size 537.49 KB
Description 8M (1M X 8/512K X 16) BIT
Datasheet download datasheet 29F800 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
29F800 8 Mbit 1Mb x8 or 512Kb x16 / Boot Block Single Supply Flash Memory STMicroelectronics
29F800 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 5.0 Volt-only / Boot Sector Flash Memory-Die Revision 1 Advanced Micro Devices
29F800 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 5.0 Volt-only / Boot Sector Flash Memory Advanced Micro Devices
29F800 8M-BIT [1Mx8/512Kx16] CMOS FLASH MEMORY Macronix International
29F001TPC MX29F001TPC Macronix International

Other Datasheets by Fujitsu Media Devices Limited

Part Number Description
29F002 2M (256K X 8) BIT

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
FUJITSU SEMICONDUCTOR DATA SHEET DS05-20841-4E FLASH MEMORY CMOS 8M (1M × 8/512K × 16) BIT MBM29F800TA-55/-70/-90/MBM29F800BA-55/-70/-90 s FEATURES • Single 5.0 V read, write, and erase Minimizes system level power requirements • Compatible with JEDEC-standard commands Uses same software commands as E2PROMs • Compatible with JEDEC-standard world-wide pinouts 48-pin TSOP(I) (Package suffix: PFTN – Normal Bend Type, PFTR – Reversed Bend Type) 44-pin SOP (Package suffix: PF) • Minimum 100,000 write/erase cycles • High performance 55 ns maximum access time • Sector erase architecture One 16K byte, two 8K bytes, one 32K byte, and fifteen 64K bytes. Any combination of sectors can be concurrently erased. Also supports full chip erase.