Datasheet4U Logo Datasheet4U.com

GS8170DD36C-200 - Double Data Rate SigmaRAM

Download the GS8170DD36C-200 datasheet PDF. This datasheet also covers the GS8170DD36C variant, as both devices belong to the same double data rate sigmaram family and are provided as variant models within a single manufacturer datasheet.

General Description

Because SigmaRAMs are synchronous devices, address data inputs and read/write control inputs are captured on the rising edge of the input clock.

Write cycles are internally self-timed and initiated by the rising edge of the clock input.

Key Features

  • Double Data Rate Read and Write mode.
  • Late Write; Pipelined read operation.
  • JEDEC-standard SigmaRAM™ pinout and package.
  • 1.8 V +150/.
  • 100 mV core power supply.
  • 1.8 V CMOS Interface.
  • ZQ controlled user-selectable output drive strength.
  • Dual Cycle Deselect.
  • Burst Read and Write option.
  • Fully coherent read and write pipelines.
  • Echo Clock outputs track data output drivers.
  • 2 user-programmable c.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (GS8170DD36C_GSITechnology.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number GS8170DD36C-200
Manufacturer GSI Technology
File Size 809.15 KB
Description Double Data Rate SigmaRAM
Datasheet download datasheet GS8170DD36C-200 Datasheet

Other Datasheets by GSI Technology

Part Number Description
GS8170DD36C-250 Double Data Rate SigmaRAM
GS8170DD36C-300 Double Data Rate SigmaRAM
GS8170DD36C-333 Double Data Rate SigmaRAM
GS8170DD36C Double Data Rate SigmaRAM
GS8170DD18C SigmaRAM SRAM
GS8170DD18C-250 SigmaRAM SRAM
GS8170DD18C-300 SigmaRAM SRAM
GS8170DD18C-330 SigmaRAM SRAM
GS8170DW36AC (GS8170DW36AC / GS8170DW72AC) Double Late Write SigmaRAM
GS8170DW36AC-250 (GS8170DW36AC / GS8170DW72AC) Double Late Write SigmaRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
GS8170DD36C-333/300/250/200 209-Bump BGA Commercial Temp Industrial Temp Features • Double Data Rate Read and Write mode • Late Write; Pipelined read operation • JEDEC-standard SigmaRAM™ pinout and package • 1.8 V +150/–100 mV core power supply • 1.8 V CMOS Interface • ZQ controlled user-selectable output drive strength • Dual Cycle Deselect • Burst Read and Write option • Fully coherent read and write pipelines • Echo Clock outputs track data output drivers • 2 user-programmable chip enable inputs • IEEE 1149.1 JTAG-compliant Serial Boundary Scan • 209-bump, 14 mm x 22 mm, 1 mm bump pitch BGA package • Pin-compatible with future 36Mb, 72Mb, and 144Mb devices 18Mb Σ1x2Lp CMOS I/O Double Data Rate SigmaRAM™ 200 MHz–333 MHz 1.8 V VDD 1.8 V I/O cueing and data transfer rates.