Datasheet4U Logo Datasheet4U.com

GS8673ET18BGK - 72Mb SigmaDDR-IIIe Burst of 2 ECCRAM

Download the GS8673ET18BGK datasheet PDF. This datasheet also covers the GS8673ET18BK variant, as both devices belong to the same 72mb sigmaddr-iiie burst of 2 eccram family and are provided as variant models within a single manufacturer datasheet.

Features

  • On-Chip ECC with virtually zero SER.
  • Configurable Read Latency (3.0 or 2.0 cycles).
  • Simultaneous Read and Write SigmaDDR-IIIe™ Interface.
  • Common I/O Bus.
  • Double Data Rate interface.
  • Burst of 2 Read and Write.
  • Pipelined read operation.
  • Fully coherent Read and Write pipelines.
  • 1.35V nominal VDD.
  • 1.2V JESD8-16A BIC-3 Compliant Interface.
  • 1.5V HSTL Interface.
  • ZQ pin for programmable output dr.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (GS8673ET18BK-GSITechnology.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number GS8673ET18BGK
Manufacturer GSI Technology
File Size 271.34 KB
Description 72Mb SigmaDDR-IIIe Burst of 2 ECCRAM
Datasheet download datasheet GS8673ET18BGK Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
GS8631 6-MHZ CMOS Rail-to-Rail I/O Opamps GAINSIL
GS8631N 6-MHZ CMOS Rail-to-Rail I/O Opamps GAINSIL
GS8631Y 6-MHZ CMOS Rail-to-Rail I/O Opamps GAINSIL
GS8632 6-MHZ CMOS Rail-to-Rail I/O Opamps GAINSIL
GS8634 6-MHZ CMOS Rail-to-Rail I/O Opamps GAINSIL

Other Datasheets by GSI Technology

Part Number Description
GS8673ET18BK 72Mb SigmaDDR-IIIe Burst of 2 ECCRAM
GS8673ET36BGK 72Mb SigmaDDR-IIIe Burst of 2 ECCRAM
GS8673ET36BK 72Mb SigmaDDR-IIIe Burst of 2 ECCRAM
GS8673ED18BGK 72Mb SigmaQuad-IIIe Burst of 4 ECCRAM
GS8673ED18BK 72Mb SigmaQuad-IIIe Burst of 4 ECCRAM

Full PDF Text Transcription

Click to expand full text
GS8673ET18/36BK-675/625/550/500 260-Ball BGA Commercial Temp Industrial Temp 72Mb SigmaDDR-IIIe™ Burst of 2 ECCRAM™ 675 MHz–500 MHz 1.35V VDD 1.2V to 1.5V VDDQ Features • On-Chip ECC with virtually zero SER • Configurable Read Latency (3.0 or 2.0 cycles) • Simultaneous Read and Write SigmaDDR-IIIe™ Interface • Common I/O Bus • Double Data Rate interface • Burst of 2 Read and Write • Pipelined read operation • Fully coherent Read and Write pipelines • 1.35V nominal VDD • 1.2V JESD8-16A BIC-3 Compliant Interface • 1.5V HSTL Interface • ZQ pin for programmable output drive impedance • ZT for programmable input termination impedance • Configurable Input Termination • IEEE 1149.
Published: |