Datasheet Details
| Part number | GS816118B |
|---|---|
| Manufacturer | GSI |
| File Size | 0.99 MB |
| Description | (GS816118B - GS816136B) Sync Burst SRAMs |
| Datasheet |
 GS816118B Datasheet
|
|
|
General Description
Applications The GS816118B(T/D)/GS816132B(D)/GS816136B(T/D) is an 18,874,368-bit high performance synchronous SRAM with a 2-bit burst address counter.
Key Features
- FT pin for user-configurable flow through or pipeline operation.
- Single Cycle Deselect (SCD) operation.
- IEEE 1149.1 JTAG-compatible Boundary Scan.
- 2.5 V or 3.3 V +10%/.
- 10% core power supply.
- 2.5 V or 3.3 V I/O supply.
- LBO pin for Linear or Interleaved Burst mode.
- Internal input resistors on mode pins allow floating mode pins.
- Default to Interleaved Pipeline mode.
- Byte Write (BW) and/or Global Write (GW) ope.