HD74HCT240 - Octal Buffers/Line Drivers/Line Receivers(with inverted 3-state outputs)

Product Overview

Hitachi Semiconductor

Part number	HD74HCT240
Manufacturer	Hitachi Semiconductor
File Size	59.25 KB
Description	Octal Buffers/Line Drivers/Line Receivers(with inverted 3-state outputs)
Datasheet	HD74HCT240 Datasheet
Additional preview pages of the HD74HCT240 datasheet.

The HD74HCT240 is an inverting buffer and has two active low enables (1 G and 2G ).

Each enable independently controls 4 buffers.

This device does not have schmitt trigger inputs.

LSTTL Output Logic Level Compatibility as well as CMOS Output Compatibility High Speed Operation: tpd (A to Y) = 11 ns typ (CL = 50 pF) High Output Current: Fanout of 15 LSTTL Loads Wide Operating Voltage: VCC = 4.5 to 5.5 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C) Function Table Inputs G H L L H L X Z : : : : A X H L High level Low level Irrelevant Off (high impedance) state of a 3-.

HD74HCT238 - 3-to-8-line Decoder/Demultiplexer (Renesas)
HD74HCT1G00 - 2-input NAND Gate (Renesas Technology)
HD74HCT1G08 - 2-input AND Gate (Renesas Technology)
HD74HCT1G32 - High Speed CMOS two input OR gate Using Silicon Gate CMOS Process (Renesas Technology)
HD74HCT1G66 - Analog Switch (Renesas Technology)
HD74HC00 - Quad. 2-input NAND Gates (Renesas)
HD74HC01 - Quad. 2-input NAND Gates (Renesas)
HD74HC02 - Quad. 2-input NOR Gates (Renesas)
HD74HC04 - Hex Inverters (Renesas)
HD74HC05 - Hex Inverters (Renesas)

Other Datasheets by Hitachi Semiconductor

HD74HCT241 - Octal Buffers/Line Drivers/Line Receivers(with noninverted 3-state outputs)
HD74HCT242 - Quad. Bus Transceivers (with 3-state outputs)
HD74HCT243 - Quad. Bus Transceivers (with 3-state outputs)
HD74HCT244 - Octal Buffers/Line Drivers/Line Receivers(noninverted 3-state outputs)
HD74HCT245 - Octal Bus Transceivers (with 3-state outputs)
HD74HCT237 - 3-to-8-line Decoder/Demultiplexer with Address Latch
HD74HCT238 - 3-to-8-line Decoder/Demultiplexer
HD74HCT00A - Quad. 2-input Positive NAND Gates

Published: Mar 23, 2005 |