Datasheet4U Logo Datasheet4U.com

HM62V16100I - Wide Temperature Range Version

General Description

The HM62V16100I Series is 16-Mbit static RAM organized 1-Mword × 16-bit.

HM62V16100I Series has realized higher density, higher performance and low power consumption by employing CMOS process technology (6-transistor memory cell).

Key Features

  • Single 3.0 V supply: 2.7 V to 3.6 V.
  • Fast access time: 45/55 ns (max).
  • Power dissipation:  Active: 9 mW/MHz (typ)  Standby: 1.5 µW (typ).
  • Completely static memory.  No clock or timing strobe required.
  • Equal access and cycle times.
  • Common data input and output.  Three state output.
  • Battery backup operation.  2 chip selection for battery backup.
  • Temperature range:.
  • 40 to +85°C Rev.2.00, Oct.06.2003, page 1 of 23.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HM62V16512I WIDE TEMPERATURE RANGE VERSION 8 M SRAM Renesas Technology
HM62V16512L WIDE TEMPERATURE RANGE VERSION 8 M SRAM Renesas Technology
HM62V16514I Wide Temperature Range Version 8 M SRAM Renesas Technology
HM62V16514L Wide Temperature Range Version 8 M SRAM Renesas Technology
HM62V256 32768-word x 8-bit Low Voltage Operation CMOS Static RAM Hitachi

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HM62V16256B 4 M SRAM (256-kword x 16-bit)
HM62V16256C 4 M SRAM (256-kword x 16-bit)
HM62V16256CI Wide Temperature Range Version4 M SRAM (256-kword x 16-bit)
HM62V16258B 4 M SRAM (256-kword x 16-bit)
HM62V8512B 4 M SRAM (512-kword x 8-bit)

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HM62V16100I Series Wide Temperature Range Version 16 M SRAM (1-Mword × 16-bit) REJ03C0060-0200Z Rev. 2.00 Oct.06.2003 Description The HM62V16100I Series is 16-Mbit static RAM organized 1-Mword × 16-bit. HM62V16100I Series has realized higher density, higher performance and low power consumption by employing CMOS process technology (6-transistor memory cell). It offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It has the package variations of 48-bump chip size package with 0.75 mm bump pitch and 48-pin plastic TSOPI for high density surface mounting. Features • Single 3.0 V supply: 2.7 V to 3.6 V • Fast access time: 45/55 ns (max) • Power dissipation:  Active: 9 mW/MHz (typ)  Standby: 1.5 µW (typ) • Completely static memory.