Datasheet4U Logo Datasheet4U.com

74HC164 - 8-bit Parallel-out Shift Register

General Description

This 8-bit shift register has gated serial inputs and clear.

Each register bit is a D-type master/slave flipflop.

Inputs A & B permit complete control over the incoming data.

Key Features

  • High Speed Operation: tpd (Clock to Q) = 14.5 ns typ (CL = 50 pF) High Output Current: Fanout of 10 LSTTL Loads Wide Operating Voltage: VCC = 2 to 6 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 4 µA max Function Table Inputs Clear L H H H H Clock X A X X L X H B X X X L H Outputs QA L QAo L L H QB L QBo QAn QAn QAn.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC164 8-Bit Parallel-Out Serial Shift Registers Texas Instruments
74HC164 8-Bit Serial-Input/Parallel-Output Shift Register Motorola
74HC164 shift register nexperia
74HC164 8-Bit Serial-in/Parallel-out Shift Register Fairchild
74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS Diodes

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
74HC114 Dual J-K Flip-Flops
74HC148 8-to-3-line Octal Priority Encoder
74HC155 Dual 2-to-4-line Decoders/Demultiplexers
74HC01 Quad 2-input NAND Gate
74HC257 Quad. 2-to-1-line Data Selectors/Multiplexers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74HC164 8-bit Parallel-out Shift Register Description This 8-bit shift register has gated serial inputs and clear. Each register bit is a D-type master/slave flipflop. Inputs A & B permit complete control over the incoming data. A low at either or both inputs inhibits entry of new data and resets the first flip-vlop to the low level at the next clock pulse. A high level on the input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup and hold time requirements will be entered. Data is serially shifted in and out of the 8-bit register during the positive going transition of the clock pulse.