Datasheet4U Logo Datasheet4U.com

74HC164D - 8-Bit Shift Register

General Description

2.

The 74HC164D is a high speed CMOS 8-BIT SERIAL-IN PARALLEL-OUT SHIFT REGISTER fabricated with silicon gate C2MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Key Features

  • (1) High speed: fMAX = 58 MHz (typ. ) at VCC = 5 V (2) Low power dissipation: ICC = 4.0 µA (max) at Ta = 25  (3) Balanced propagation delays: tPLH ≈ tPHL (4) Wide operating voltage range: VCC(opr) = 2.0 to 6.0 V 4. Packaging SOIC14 ©2016 Toshiba Corporation 1 Start of commercial production 2016-02 2016-07-07 Rev.3.0 5. Pin Assignment 6. Marking 7. IEC Logic Symbol 74HC164D ©2016 Toshiba Corporation 2 2016-07-07 Rev.3.0 8. Truth Table 74HC164D X: Don't care QAn to QGn: The level of QA.

📥 Download Datasheet

Datasheet Details

Part number 74HC164D
Manufacturer Toshiba
File Size 208.61 KB
Description 8-Bit Shift Register
Datasheet download datasheet 74HC164D Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC164D shift register nexperia
74HC164D14 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS Diodes
74HC164 8-Bit Parallel-Out Serial Shift Registers Texas Instruments
74HC164 8-Bit Serial-Input/Parallel-Output Shift Register Motorola
74HC164 shift register nexperia

Other Datasheets by Toshiba

Part Number Description
74HC164AP 8-Bit Shift Register
74HC165D 8-Bit Shift Register
74HC166D 8-Bit Shift Register
74HC123D Dual Monostable Multivibrator
74HC125D Quad Bus Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CMOS Digital Integrated Circuits Silicon Monolithic 74HC164D 74HC164D 1. Functional Description • 8-Bit Shift Register (S-IN, P-OUT) 2. General The 74HC164D is a high speed CMOS 8-BIT SERIAL-IN PARALLEL-OUT SHIFT REGISTER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. It consists of a serial-in, parallel-out 8-bit shift register with a CK input and an overriding CLR input. Two serial data inputs (A, B) are provided so that one may be used as a data enable. All inputs are equipped with protection circuits against static discharge or transient excess voltage. 3. Features (1) High speed: fMAX = 58 MHz (typ.) at VCC = 5 V (2) Low power dissipation: ICC = 4.