Datasheet4U Logo Datasheet4U.com

74HC165D - 8-Bit Shift Register

General Description

2.

The 74HC165D is a high speed CMOS 8-BIT PARALLEL/SERIAL-IN, SERIAL-OUT SHIFT REGISTER fabricated with silicon gate C2MOS technology.

Key Features

  • (1) Wide operating temperature range: Topr = -40 to 125.
  • (Note 1) (2) High speed: fMAX = 56 MHz (typ. ) at VCC = 5 V (3) Low power dissipation: ICC = 4.0 µA (max) at Ta = 25.
  • (4) Balanced propagation delays: tPLH ≈ tPHL (5) Wide operating voltage range: VCC(opr) = 2.0 V to 6.0 V Note 1: Operating Range spec of Topr = -40.
  • to 125.
  • is applicable only for the products which manufactured after July 2020. 4. Packaging SOIC16 ©2016-2020 1 Toshiba Electronic Devices & Storage Cor.

📥 Download Datasheet

Datasheet Details

Part number 74HC165D
Manufacturer Toshiba
File Size 280.28 KB
Description 8-Bit Shift Register
Datasheet download datasheet 74HC165D Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC165D 8-bit parallel-in/serial out shift register nexperia
74HC165 8-Bit Parallel-Load Shift Registers Texas Instruments
74HC165 8-bit parallel-in/serial out shift register nexperia
74HC165 8-bit parallel-in/serial out shift register NXP
74HC165-Q100 8-bit parallel-in/serial out shift register nexperia

Other Datasheets by Toshiba

Part Number Description
74HC164AP 8-Bit Shift Register
74HC164D 8-Bit Shift Register
74HC166D 8-Bit Shift Register
74HC123D Dual Monostable Multivibrator
74HC125D Quad Bus Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CMOS Digital Integrated Circuits Silicon Monolithic 74HC165D 74HC165D 1. Functional Description • 8-Bit Shift Register (P-IN, S-OUT) 2. General The 74HC165D is a high speed CMOS 8-BIT PARALLEL/SERIAL-IN, SERIAL-OUT SHIFT REGISTER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. It consists of parallel-in or serial-in, serial-out 8-bit shift register with a gated clock inputs. When the SHIFT/ LOAD input is held high, the serial data input is enabled and the eight frip-frops perform serial shifting with each clock pulse. When the SHIFT/LOAD input is held low, the parallel data is loaded synchronously into the register at positive going transition of the clock pulse.