Datasheet4U Logo Datasheet4U.com

HC2509C - Phase-Locked Loop Clock Distribution for Synchronous DRAM Applications

General Description

The HC2509C is a low-skew, low jitter, phase-locked loop(PLL) clock driver, distributing high frequency clock signals for SDRAM.

The HC2509C operates at 3.3V Vcc and provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

Key Features

  • l l l l l l l l l l l Phase-Locked Loop Clock Distribution for Synchronous DRAM.

📥 Download Datasheet

Datasheet Details

Part number HC2509C
Manufacturer SK Hynix
File Size 84.01 KB
Description Phase-Locked Loop Clock Distribution for Synchronous DRAM Applications
Datasheet download datasheet HC2509C Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HC2509C March 1999 HC2509C Features l l l l l l l l l l l Phase-Locked Loop Clock Distribution for Synchronous DRAM Applications Supports PC-100 and Meets “PC100 SDRAM registered DIMM Specification Rev. 1.2” Distributes One Clock Input to One Bank of Five and One Bank of Four Outputs No External RC Network Required External Feedback (FBIN) Pin is Used to Synchronize the Outputs to the Clock Input Separate Output Enable for Each Output Bank Operates at 3.