Datasheet4U Logo Datasheet4U.com

HY57V641620HG-I - 4 Banks x 1M x 16Bit Synchronous DRAM

General Description

The Hynix HY57V641620HG is a 67,108,864-bit CMOS Synchronous DRAM, ideally suited for the Mobile applications r which require low power consumption and extended temperature range.

HY57V641620HG is organized as 4banks of 1,048,576x16.

Key Features

  • Single 3.3±0.3V power supply Note) All device pins are compatible with LVTTL interface JEDEC standard 400mil 54pin TSOP-II with 0.8mm of pin pitch All inputs and outputs referenced to positive edge of system clock Data mask function by UDQM or LDQM Internal four banks operation.
  • Auto refresh and self refresh 4096 refresh cycles / 64ms Programmable Burst Length and Burst Type - 1, 2, 4, 8 or Full page for Sequential Burst - 1, 2.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HY57V641620FTP Synchronous DRAM Memory 64Mbit Hynix
HY57V641620LTP Synchronous DRAM Memory 64Mbit Hynix
HY57V641620STP Synchronous DRAM Memory 64Mbit Hynix
HY57V28420BLT 4Banks x 8M x 4bits Synchronous DRAM Hynix
HY57V28420BT 4Banks x 8M x 4bits Synchronous DRAM Hynix

Other Datasheets by SK Hynix

Part Number Description
HY57V641620HG 4 Banks x 1M x 16Bit Synchronous DRAM
HY57V641620ET 4-Bank x 1M x 16-Bits SDRAM
HY57V643220C 4 Banks x 512K x 32Bit Synchronous DRAM
HY57V643220D 4 Bank x 512K x 32-Bit SDRAM
HY57V64420HG 4 Banks x 4M x 4Bit Synchronous DRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HY57V641620HG-I Series 4 Banks x 1M x 16Bit Synchronous DRAM DESCRIPTION The Hynix HY57V641620HG is a 67,108,864-bit CMOS Synchronous DRAM, ideally suited for the Mobile applications r which require low power consumption and extended temperature range. HY57V641620HG is organized as 4banks of 1,048,576x16. HY57V641620HG is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output voltage levels are compatible with LVTTL.