HY5RS123235BFP Overview
and is subject to change without notice. Hynix Semiconductor does not assume any responsibility for use of circuits described. No patent licenses are implied.
HY5RS123235BFP Key Features
- 2.05V/ 1.8V power supply supports (For more detail, Please see the Table 12 on page 43)
- Single ended READ Strobe (RDQS) per byte
- Single ended WRITE Strobe (WDQS) per byte
- Internal, pipelined double-data-rate (DDR) architecture
- On Die Termination
- Output Driver Strength adjustment by EMRS
- Calibrated output driver
- Differential clock inputs (CK and CK#)
- mands entered on each positive CK edge
- RDQS edge-aligned with data for READ; with WDQS