HY64LD16162M Datasheet PDF (1M x 16 bit Low Low Power 1T/1C Pseudo SRAM) | Download Hynix Semiconductor HY64LD16162M

HY64LD16162M - 1M x 16 bit Low Low Power 1T/1C Pseudo SRAM

Description

- Power Up & Deep Power Down Exit Sequence Mar.

11.

‘ 02 Final Feb.

Features

CMOS Process Technology.
1M x 16 bit Organization.
TTL compatible and Tri-state outputs.
Deep Power Down : Memory cell data hold invalid.
Standard pin configuration : 48-FBGA.
Data mask function by /LB, /UB.

Datasheet Details

Part number	HY64LD16162M
Manufacturer	SK Hynix
File Size	282.86 KB
Description	1M x 16 bit Low Low Power 1T/1C Pseudo SRAM
Datasheet	HY64LD16162M Datasheet
Additional preview pages of the HY64LD16162M datasheet.

📁 Similar Datasheet

HY601680 - 10/100BASE-T Single-Port Transformers (HanRun)

HY604814 - 10/100BASE-T Dual-Port Magnetic (HanRun)

HY6116 - 2048 x 8 Bit CMOS Static RAM (Hynix)

HY6116A - 2048 x 8 Bit CMOS Static SRAM (Hynix)

HY6210 - 200mA High Speed Laser Diode Driver (Hytek Microsystems)

HY62256A - 32K x 8-Bit CMOS SRAM (Hyundai)

HY62256A-I - 32Kx8bit CMOS SRAM (Hyundai)

HY62256ALP - 32K x 8-Bit CMOS SRAM (Hyundai)

Full PDF Text Transcription

Click to expand full text

www.DataSheet4U.com HY64LD16162M Series Document Title 1M x 16 bit Low Low Power 1T/1C Pseudo SRAM Revision history Revision No. History 1.0 1.1 Initial Revised - Change Pin Connection - Improve tOE from 45ns to 30ns - Correct State Diagram 1.2 Revised - Correct Package Dimension - Change Absolute Maximum Ratings 1.3 Revised - DC Electrical Characteristics ( IDPD,ICC1) - State Diagram - Power Up Sequence - Deep Power Down Sequence - Read/Write Cycle Note 1.4 1.5 Revised - DC Electrical Characteristics ( ICC1: 3mA - > 5mA) Revised - Improve Standby Current ISB1 from 100uA to 80uA - Power Up Sequence 1.

Published: Dec 13, 2006 |