ICS558-01 Overview
The ICS558-01 accepts a high speed input of either PECL or CMOS, integrates a divider of 1, 2, 3, or 4, and provides four CMOS low skew outputs. The chip also has output enables so that one, three, or all four outputs can be tri-stated. The ICS558-01 is a member of the ICS Clock Blocks™ family of clock generation, synchronization, and distribution devices.
ICS558-01 Key Features
- Revision 122105 te l (40 8) 2 97-12 01
- w w w. i c st . c o m
- Revision 122105 tel (4 08) 297-1 201
- w w w. i c s t . c o m