ICS558-02 Datasheet PDF (LVHSTL TO CMOS CLOCK DIVIDER)

ICS558-02 - LVHSTL TO CMOS CLOCK DIVIDER

Description

The ICS558-02 accepts a high-speed LVHSTL input and provides four CMOS low skew outputs from a selectable internal divider (divide by 3, divide by 4).

The four outputs are split into two banks of two outputs.

Each bank has a separate output enable to tri-state the output buffers.

Features

16-pin TSSOP package LVHSTL inputs Accepts up to 250 MHz input frequency Four low skew (.

Datasheet Details

Part number	ICS558-02
Manufacturer	ICST
File Size	146.40 KB
Description	LVHSTL TO CMOS CLOCK DIVIDER
Datasheet	ICS558-02 Datasheet
Additional preview pages of the ICS558-02 datasheet.

📁 Similar Datasheet

ICS551 - 1 TO 4 CLOCK BUFFER (Renesas)

ICS551 - 1 TO 4 CLOCK BUFFER (IDT)

ICS552-01 - OSCILLATOR (Renesas)

ICS552-02 - LOW SKEW 2 INPUT MUX AND 1 TO 8 CLOCK BUFFER (Renesas)

ICS553 - LOW SKEW 1 TO 4 CLOCK BUFFER (IDT)

ICS553 - LOW SKEW 1 TO 4 CLOCK BUFFER (Renesas)

ICS557-01 - PCI-EXPRESS GEN1 CLOCK SOURCE (Renesas)

ICS557-03 - spread spectrum clock generator (Renesas)

ICS557-03 - 2 OUTPUT PCI-EXPRESS GEN1 CLOCK SOURCE (Renesas)

ICS557-03 - spread spectrum clock generator (IDT)

Full PDF Text Transcription

Click to expand full text

www.DataSheet4U.com ICS558-02 LVHSTL TO CMOS CLOCK DIVIDER Description The ICS558-02 accepts a high-speed LVHSTL input and provides four CMOS low skew outputs from a selectable internal divider (divide by 3, divide by 4). The four outputs are split into two banks of two outputs. Each bank has a separate output enable to tri-state the output buffers. The ICS558-02 is a member of the ICS Clock BlocksTM family of clock generation, synchronization, and distribution devices. Features • • • • • • 16-pin TSSOP package LVHSTL inputs Accepts up to 250 MHz input frequency Four low skew (<250 ps) outputs Selectable internal divider of 3 or 4 Operating voltage of 3.

Published: Jan 21, 2007 |