Datasheet4U Logo Datasheet4U.com

853S01 - 2:1 Differential-to-LVPECL Multiplexer

Description

The 853S01 is a high performance 2:1 Differential-to-LVPECL Multiplexer.

The 853S01 can also perform differential translation because the differential inputs accept LVPECL, LVDS and CML levels.

Features

  • One LVPECL output pair.
  • Two selectable differential LVPECL clock inputs.
  • PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML.
  • Translates LVCMOS/LVTTL input signals to LVPECL levels by using a resistor bias network on nPCLKx, nPCLKx.
  • Part-to-part skew: 150ps (maximum).
  • Propagation delay: 490ps (maximum).
  • Full 3.3V or 2.5V operating supply.
  • -40°C to 85°C ambient operating temperature.

📥 Download Datasheet

Datasheet preview – 853S01

Datasheet Details

Part number 853S01
Manufacturer IDT
File Size 432.44 KB
Description 2:1 Differential-to-LVPECL Multiplexer
Datasheet download datasheet 853S01 Datasheet
Additional preview pages of the 853S01 datasheet.

📁 Similar Datasheet

  • 853S01 - Differential-to-LVPECL Multiplexer (Renesas)
  • 853S057 - LVPECL/ECL Clock Data Multiplexer (Renesas)
  • 853S058 - LVPECL/ECL Clock Multiplexer (Renesas)
  • 853S202 - 2.5V LVPECL Multiplexer (Renesas)
  • 8531-01 - Differential-to3.3V LVPECL Fanout Buffer (Renesas)
  • 85310I-11 - 2.5V LVPECL/ECL Fanout Buffer (Renesas)
  • 8531X01 - S1T8531X01 (Samsung semiconductor)
Other Datasheets by IDT
  • 853S011B - LVPECL/ ECL Fanout Buffer
  • 853S058 - LVPECL/ECL Clock Multiplexer
  • 853S111B - LVPECL/ECL Fanout Buffer
  • 8530I-01 - 1-to-16 Differential-to-3.3V LVPECL Fanout Buffer
  • 85311I - LVPECL/ ECL Fanout Buffer
  • 85352 - LVPECL Clock Buffer
  • 85356 - Differential-to-3.3V Dual LVPECL/ECL Clock Multiplexer

Full PDF Text Transcription

Click to expand full text
2:1 Differential-to-LVPECL Multiplexer 853S01 Datasheet General Description The 853S01 is a high performance 2:1 Differential-to-LVPECL Multiplexer. The 853S01 can also perform differential translation because the differential inputs accept LVPECL, LVDS and CML levels. The 853S01 is packaged in a small 3mm x 3mm 16 VFQFN package, making it ideal for use on space constrained boards. Features • One LVPECL output pair • Two selectable differential LVPECL clock inputs • PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML • Translates LVCMOS/LVTTL input signals to LVPECL levels by using a resistor bias network on nPCLKx, nPCLKx • Part-to-part skew: 150ps (maximum) • Propagation delay: 490ps (maximum) • Full 3.3V or 2.
Published: |