Datasheet4U Logo Datasheet4U.com

853S057 - LVPECL/ECL Clock Data Multiplexer

Description

The 853S057 is a 4:1 Differential-to-3.3V or 2.5V LVPECL/ECL Clock/Data Multiplexer which can operate up to 3GHz.

The 853S057 has 4 differential selectable clock input pairs.

The CLK, nCLK input pairs can accept LVPECL, LVDS, CML or SSTL levels.

Features

  • High speed 4:1 differential multiplexer.
  • One differential 3.3V, 2.5V LVPECL/ECL output.
  • Four differential CLKx, nCLKx input pairs.
  • Differential CLKx, nCLKx pairs can accept the following interface levels: LVPECL, LVDS, CML, SSTL.
  • Maximum input/output frequency: 3GHz.
  • Additive phase jitter, RMS at 622.08MHz: 0.073ps (typical).
  • Part-to-part skew: 250ps (maximum).
  • Propagation delay: 615ps (maximum).
  • LVPECL mode operat.

📥 Download Datasheet

Datasheet preview – 853S057

Datasheet Details

Part number 853S057
Manufacturer Renesas
File Size 691.45 KB
Description LVPECL/ECL Clock Data Multiplexer
Datasheet download datasheet 853S057 Datasheet
Additional preview pages of the 853S057 datasheet.
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
4:1, Differential-To-3.3V, 2.5V LVPECL/ECL Clock Data Multiplexer 853S057 DATASHEET Description The 853S057 is a 4:1 Differential-to-3.3V or 2.5V LVPECL/ECL Clock/Data Multiplexer which can operate up to 3GHz. The 853S057 has 4 differential selectable clock input pairs. The CLK, nCLK input pairs can accept LVPECL, LVDS, CML or SSTL levels. The fully differential architecture and low propagation delay make it ideal for use in clock distribution circuits. The multiplexer select control inputs have ECL/LVPECL interface levels. The select pins have internal pull-down resistors. Features • High speed 4:1 differential multiplexer • One differential 3.3V, 2.
Published: |