Datasheet4U Logo Datasheet4U.com

IDT71V67603 - 3.3V Synchronous SRAMs

Datasheet Summary

Description

256K x 36/512K x 18.

The IDT71V67603/7803 SRAMs contain write, data, address and control registers.

Features

  • 256K x 36, 512K x 18 memory configurations.
  • Supports high system speed:.
  • 166MHz 3.5ns clock access time.
  • 150MHz 3.8ns clock access time.
  • 133MHz 4.2ns clock access time.
  • LBO input selects interleaved or linear burst mode.
  • Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx).
  • 3.3V core power supply.
  • Power down controlled by ZZ input.
  • 3.3V I/O supply (VDDQ).
  • Packaged in a JEDEC Stand.

📥 Download Datasheet

Datasheet preview – IDT71V67603

Datasheet Details

Part number IDT71V67603
Manufacturer IDT
File Size 241.61 KB
Description 3.3V Synchronous SRAMs
Datasheet download datasheet IDT71V67603 Datasheet
Additional preview pages of the IDT71V67603 datasheet.

📁 Similar Datasheet

  • IDT71V67602 - 3.3V Synchronous SRAMs (Integrated Device Technology)
  • IDT71V67802 - 3.3V Synchronous SRAMs (Integrated Device Technology)
  • IDT71V632 - 64K x 32 3.3V Synchronous SRAM (Integrated Device Technology)
  • IDT71V65603 - 3.3V Synchronous ZBT SRAMs (Integrated Device Technology)
  • IDT71V65803 - 3.3V Synchronous ZBT SRAMs (Integrated Device Technology)
  • IDT71V016SA - 3.3V CMOS Static RAM 1 Meg (64K x 16-Bit) (Integrated Device Technology)
  • IDT71V124SA - 3.3V CMOS Static RAM (Renesas)
  • IDT71V2546SA - 128K x 36/ 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O/ Burst Counter Pipelined Outputs (Integrated Device Technology)
  • IDT71V2548S - 128K x 36/ 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O/ Burst Counter Pipelined Outputs (Integrated Device Technology)
  • IDT71V2548SA - 128K x 36/ 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O/ Burst Counter Pipelined Outputs (Integrated Device Technology)
Other Datasheets by IDT

Full PDF Text Transcription

Click to expand full text
256K X 36, 512K X 18 3.3V Synchronous SRAMs 3.3V I/O, Burst Counter IDT71V67603/Z IDT71V67803/Z Pipelined Outputs, Single Cycle Deselect Features ◆ 256K x 36, 512K x 18 memory configurations ◆ Supports high system speed: – 166MHz 3.5ns clock access time – 150MHz 3.8ns clock access time – 133MHz 4.2ns clock access time ◆ LBO input selects interleaved or linear burst mode ◆ Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx) ◆ 3.3V core power supply ◆ Power down controlled by ZZ input ◆ 3.3V I/O supply (VDDQ) ◆ Packaged in a JEDEC Standard 100-pin thin plastic quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA). Description The IDT71V67603/7803 are high-speed SRAMs organized as 256K x 36/512K x 18.
Published: |