Datasheet4U Logo Datasheet4U.com

IS42SM32100C - 512K x 32Bits x 2Banks Low Power Synchronous DRAM

General Description

These IS42SM/RM/VM32100C are low power 33,554,432 bits CMOS Synchronous DRAM organized as 2 banks of 524,288 words x 32 bits.

These products are offering fully synchronous operation and are referenced to a positive edge of the clock.

Key Features

  • JEDEC standard 3.3V, 2.5V, 1.8V power supply.
  • Auto refresh and self refresh.
  • All pins are compatible with LVCMOS interface.
  • 4K refresh cycle / 64ms.
  • Programmable Burst Length and Burst Type. - 1, 2, 4, 8 or Full Page for Sequential Burst. - 4 or 8 for Interleave Burst.
  • Programmable CAS Latency : 2,3 clocks.
  • Programmable Driver Strength Control - Full Strength or 1/2, 1/4, 1/8 of Full Strength.
  • Deep Power Down Mode.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IS42S16100 512K Words x 16Bits x 2 Banks Synchronous Dynamic RAM Integrated Silicon Solution
IS42S16100E 512K Words x 16 Bits x 2 Banks 16Mb SYNCHRONOUS DYNAMIC RAM Integrated Silicon Solution
IS42S16128 128K words x 16 Bits x 2 Banks SDRAM Integrated Silicon
IS42S16160 16Meg x16 256-MBIT SYNCHRONOUS DRAM Integrated Silicon Solution
IS42S16160B 256-MBIT SYNCHRONOUS DRAM Integrated Silicon Solution

Other Datasheets by ISSI (now Infineon)

Part Number Description
IS42SM32100D 512K x 32Bits x 2Banks Low Power Synchronous DRAM
IS42SM32160C 512Mb Mobile Synchronous DRAM
IS42SM32160E 4M x 32Bits x 4Banks Mobile Synchronous DRAM
IS42SM32200G 512K x 32Bits x 4Banks Low Power Synchronous DRAM
IS42SM32200K 512K x 32Bits x 4Banks Mobile Synchronous DRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
IS42SM32100C IS42RM32100C IS42VM32100C 512K x 32Bits x 2Banks Low Power Synchronous DRAM Description These IS42SM/RM/VM32100C are low power 33,554,432 bits CMOS Synchronous DRAM organized as 2 banks of 524,288 words x 32 bits. These products are offering fully synchronous operation and are referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve high bandwidth. All input and output voltage levels are compatible with LVCMOS. Features  JEDEC standard 3.3V, 2.5V, 1.8V power supply. • Auto refresh and self refresh. • All pins are compatible with LVCMOS interface. • 4K refresh cycle / 64ms. • Programmable Burst Length and Burst Type.