IS43DR32801B Description
ISSI's 256Mb DDR2 SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double-data rate architecture is essentially a 4n-prefetch architecture, with an interface designed to transfer two data words per clock cycle at the I/O balls. The 256Mb DDR2 SDRAM is provided in a wide bus x32 format, designed to offer a smaller footprint and support pact designs.
IS43DR32801B Key Features
- Vdd = 1.8V ±0.1V, Vddq = 1.8V ±0.1V
- JEDEC standard 1.8V I/O (SSTL_18-patible)
- Double data rate interface: two data transfers
- Differential data strobe (DQS, DQS)
- 4-bit prefetch architecture
- On chip DLL to align DQ and DQS transitions
- 4 internal banks for concurrent operation
- Programmable CAS latency (CL) 3, 4, 5, and 6
- Posted CAS and programmable additive latency
- WRITE latency = READ latency