IS46LD32640B Overview
The IS43/46LD16128B/32640B is 2Gbit CMOS LPDDR2 DRAM. The device is organized as 8 banks of 16Meg words of 16bits or 8Meg words of 32bits. This product uses a double-data-rate architecture to achieve high-speed operation.
IS46LD32640B Key Features
- High Speed Un-terminated Logic(HSUL_12) I/O Interface
- Clock Frequency Range : 10MHz to 533MHz (data rate range : 20Mbps to 1066Mbps per I/O)
- Four-bit Pre-fetch DDR Architecture
- Multiplexed, double data rate, mand/address inputs
- Eight internal banks for concurrent operation
- Bidirectional/differential data strobe per byte of data (DQS/DQS#)
- Programmable Read/Write latencies(RL/WL) and burst lengths(4,8 or 16)
- ZQ Calibration
- On-chip temperature sensor to control self refresh rate
- Partial -array self refresh(PASR)