Datasheet4U Logo Datasheet4U.com

IS61LF204836B - 2M x 36 / 4M x 18 / 72 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM

General Description

The 72Mb product family

Key Features

  • Internal self-timed write cycle.
  • Individual Byte Write Control and Global Write.
  • Clock controlled, registered address, data and control.
  • Burst sequence control using MODE input.
  • Three chip enable option for simple depth expansion and address pipelining.
  • Common data inputs and data outputs.
  • Auto Power-down during deselect.
  • Single cycle deselect.
  • Snooze MODE for reduced-power standby.
  • JTAG Boundary.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IS61LF25636A 256K x 36-512K x 18 9Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM Integrated Silicon Solution
IS61LF51218A 256K x 36-512K x 18 9Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM Integrated Silicon Solution
IS61LF6432A SYNCHRONOUS FLOW-THROUGH STATIC RAM Integrated Silicon Solution
IS61LF6436A SYNCHRONOUS FLOW-THROUGH STATIC RAM Integrated Silicon Solution
IS61LP6432A 64K x 32 or 64K x 36 SYNCHRONOUS PIPELINED STATIC RAM Integrated Silicon Solution

Other Datasheets by ISSI (now Infineon)

Part Number Description
IS61LF25618A (IS6xxFxxxxxA) Synchronous Flow-through Static RAM
IS61LF25618EC SYNCHRONOUS FLOW-THROUGH SRAM
IS61LF25632 (IS61LF25632 / IS61LF25636 / IS61LF51218) 256Kx32 Synchronous Flow-through Static RAM
IS61LF25636 (IS61LF25632 / IS61LF25636 / IS61LF51218) 256Kx32 Synchronous Flow-through Static RAM
IS61LF25672A (IS61xFxxxxxA) Synchronous Flow-through Static RAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
IS61LF204836B, IS61VF/VVF204836B IS61LF409618B, IS61VF/VVF409618B 2M x 36, 4M x 18 72 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM FEATURES • Internal self-timed write cycle • Individual Byte Write Control and Global Write • Clock controlled, registered address, data and control • Burst sequence control using MODE input • Three chip enable option for simple depth expansion and address pipelining • Common data inputs and data outputs • Auto Power-down during deselect • Single cycle deselect • Snooze MODE for reduced-power standby • JTAG Boundary Scan for PBGA package • Power Supply LF: Vdd 3.3V (+ 5%), Vddq 3.3V/2.5V (+ 5%) VF: Vdd 2.5V (+ 5%), Vddq 2.5V (+ 5%) VVF: Vdd 1.8V (+ 5%), Vddq 1.