Datasheet4U Logo Datasheet4U.com

IS61NVVP25672 - (IS61NVVP25672 / IS61NVVP51236) STATE BUS SRAM

General Description

® Byte Write Control Single R/W (Read/Write) control pin Clock controlled, registered address, data and control Interleaved or linear burst sequence control using MODE input Power Down mode Common data inputs and data outputs CKE pin to

Key Features

  • 100 percent bus utilization.
  • No wait cycles between Read and Write.
  • Internal self-timed write cycle www. DataSheet4U. com.
  • Individual ISSI.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IS61NVVP204836B PIPELINE (NO WAIT) STATE BUS SRAM Integrated Silicon Solution
IS61NVVP409618B PIPELINE (NO WAIT) STATE BUS SRAM Integrated Silicon Solution
IS61NVVF204836B FLOW THROUGH (NO WAIT) STATE BUS SRAM Integrated Silicon Solution
IS61NVVF409618B FLOW THROUGH (NO WAIT) STATE BUS SRAM Integrated Silicon Solution
IS61NVF102418 STATE BUS SRAM Integrated Silicon Solution

Other Datasheets by ISSI (now Infineon)

Part Number Description
IS61NVVP102418B 18Mb STATE BUS SYNCHRONOUS SRAM
IS61NVVP51232B 18Mb STATE BUS SYNCHRONOUS SRAM
IS61NVVP51236 (IS61NVVP25672 / IS61NVVP51236) STATE BUS SRAM
IS61NVVP51236B 18Mb STATE BUS SYNCHRONOUS SRAM
IS61NVF102436A 36Mb STATE BUS SRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
IS61NVVP25672 IS61NVVP51236 256K x 72 and 512K x 36, 18Mb PIPELINE 'NO WAIT' STATE BUS SRAM FEATURES • 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle www.DataSheet4U.com • Individual ISSI ADVANCE INFORMATION JULY 2002 DESCRIPTION ® Byte Write Control • Single R/W (Read/Write) control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control using MODE input • Power Down mode • Common data inputs and data outputs • CKE pin to enable clock and suspend operation • JEDEC 119-ball PBGA (x36) and 209-ball (x72) PBGA packages • Single +1.