Datasheet4U Logo Datasheet4U.com

AUIRLL024N - Power MOSFET

Description

Specifically designed for Automotive applications, this Cellular design of HEXFET® Power MOSFETs utilizes the latest processing techniques to achieve low on-resistance per silicon area.

Features

  • Advanced Planar Technology.
  • Low On-Resistance.
  • Logic Level Gate Drive.
  • Dynamic dv/dt Rating.
  • 150°C Operating Temperature.
  • Fast Switching.
  • Fully Avalanche Rated.
  • Repetitive Avalanche Allowed up to Tjmax.
  • Lead-Free, RoHS Compliant.
  • Automotive Qualified.
  • HEXFET® Power MOSFET   VDSS 55V RDS(on) max. 0.065 ID 3.1A D.

📥 Download Datasheet

Datasheet preview – AUIRLL024N

Datasheet Details

Part number AUIRLL024N
Manufacturer Infineon
File Size 366.91 KB
Description Power MOSFET
Datasheet download datasheet AUIRLL024N Datasheet
Additional preview pages of the AUIRLL024N datasheet.

📁 Similar Datasheet

  • AUIRLL024Z - Power MOSFET (International Rectifier)
  • AUIRLL014N - Power MOSFET (International Rectifier)
  • AUIRLL2705 - Power MOSFET (International Rectifier)
  • AUIRL1404L - Power MOSFET (International Rectifier)
  • AUIRL1404S - Power MOSFET (International Rectifier)
  • AUIRL1404Z - Power MOSFETs (International Rectifier)
  • AUIRL1404ZL - Power MOSFETs (International Rectifier)
  • AUIRL1404ZS - Power MOSFETs (International Rectifier)
  • AUIRL3705Z - Power MOSFET (International Rectifier)
  • AUIRL3705ZL - Power MOSFET (International Rectifier)
Other Datasheets by Infineon

Full PDF Text Transcription

Click to expand full text
  AUTOMOTIVE GRADE AUIRLL024N Features  Advanced Planar Technology  Low On-Resistance  Logic Level Gate Drive  Dynamic dv/dt Rating  150°C Operating Temperature  Fast Switching  Fully Avalanche Rated  Repetitive Avalanche Allowed up to Tjmax  Lead-Free, RoHS Compliant  Automotive Qualified * HEXFET® Power MOSFET   VDSS 55V RDS(on) max. 0.065 ID 3.1A D Description Specifically designed for Automotive applications, this Cellular design of HEXFET® Power MOSFETs utilizes the latest processing techniques to achieve low on-resistance per silicon area.
Published: |