Datasheet4U Logo Datasheet4U.com

IS61SP12832 - 128K x 32 SYNCHRONOUS PIPELINED STATIC RAM

General Description

nous static RAM designed to provide a burstable, high-performance, secondary cache for the Pentium™, 680X0™, and PowerPC™ microprocessors.

technology.

Key Features

  • Internal self-timed write cycle.
  • Individual Byte Write Control and Global Write.
  • Clock controlled, registered address, data and control.
  • Pentium™ or linear burst sequence control using MODE input.
  • Three chip enables for simple depth expansion and address pipelining.
  • Common data inputs and data outputs.
  • JEDEC 100-Pin LQFP and 119-pin PBGA package.
  • Single +3.3V, +10%,.
  • 5% power supply.
  • Power-down snooze mode.

📥 Download Datasheet

Datasheet Details

Part number IS61SP12832
Manufacturer Integrated Circuit Solution
File Size 486.62 KB
Description 128K x 32 SYNCHRONOUS PIPELINED STATIC RAM
Datasheet download datasheet IS61SP12832 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IS61SP25616 256K x 16 256K x 18 SYNCHRONOUS PIPELINED STATIC RAM ISSI
IS61SP25618 256K x 16 256K x 18 SYNCHRONOUS PIPELINED STATIC RAM ISSI
IS61SP6464 64K x 64 SYNCHRONOUS PIPELINE STATIC RAM Integrated Silicon Solution Inc
IS61SPD25632T 256K x 32/ 256K x 36/ 512K x 18 SYNCHRONOUS PIPELINE/ DOUBLE-CYCLE DESELECT STATIC RAM Integrated Silicon Solution Inc
IS61SPS25632D 256Kx32 Synchronous Pipelined Static RAM ISSI

Other Datasheets by Integrated Circuit Solution

Part Number Description
IS61C64AH 8K x 8 HIGH-SPEED CMOS STATIC RAM
IS61LV12816 128K x 16 HIGH-SPEED CMOS STATIC RAM
IS61LV256 32K x 8 Low Voltage CMOS Static RAM
IS61LV25616 256 X 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM
IS62LV12816L ULTRA LOW POWER CMOS STATIC RAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
IS61SP12832 128K x 32 SYNCHRONOUS PIPELINED STATIC RAM FEATURES • Internal self-timed write cycle • Individual Byte Write Control and Global Write • Clock controlled, registered address, data and control • Pentium™ or linear burst sequence control using MODE input • Three chip enables for simple depth expansion and address pipelining • Common data inputs and data outputs • JEDEC 100-Pin LQFP and 119-pin PBGA package • Single +3.3V, +10%, –5% power supply • Power-down snooze mode DESCRIPTION The ICSI IS61SP12832 is a high-speed, low-power synchro- nous static RAM designed to provide a burstable, high-performance, secondary cache for the Pentium™, 680X0™, and PowerPC™ microprocessors. It is organized as 131,072 words by 32 bits, fabricated with ICSI's advanced CMOS technology.