ICS650R-14B Datasheet PDF (Networking System Clock) | Download Integrated Circuit Systems ICS650R-14B

ICS650R-14B - Networking System Clock

This page provides the datasheet information for the ICS650R-14B, a member of the ICS650-14B Networking System Clock family.

Description

The ICS650-14B is a low cost, low jitter, high performance clock synthesizer customized for networking systems applications.

Features

Packaged in 20 pin (150 mil) SSOP (QSOP).
25.00 MHz fundamental crystal or clock input.
One fixed output clock of one 25.0 MHz.
One bank of four frequency selectable output clocks.
Three frequency selectable clock outputs.
Zero ppm synthesis error in all clocks.
Ideal for networking systems.
Full CMOS output swing.
Advanced, low power, sub-micron CMOS process.
3.0V to 5.5V operating voltage.
Indus.

Datasheet Details

Part number	ICS650R-14B
Manufacturer	Integrated Circuit Systems
File Size	105.28 KB
Description	Networking System Clock
Datasheet	ICS650R-14B Datasheet
Additional preview pages of the ICS650R-14B datasheet.

📁 Similar Datasheet

ICS650-01 - SYSTEM PERIPHERAL CLOCK SOURCE (Renesas)

ICS650-07C - NETWORKING CLOCK SOURCE (Renesas)

ICS650-11 - NETWORKING CLOCK SYNTHESIZER (IDT)

ICS650-14 - NETWORKING SYSTEM CLOCK (Renesas)

ICS650-21 - SYSTEM PERIPHERAL CLOCK SOURCE (Renesas)

ICS650-22 - PRV AND STB CLOCK SOURCE (Renesas)

ICS650-27 - NETWORKING CLOCK SOURCE (Renesas)

ICS650-40A - ETHERNET SWITCH CLOCK SOURCE (Renesas)

ICS650-41 - SPREAD SPECTRUM CLOCK SYNTHESIZER (IDT)

ICS650-44 - SPREAD SPECTRUM CLOCK SYNTHESIZER (Renesas)

Full PDF Text Transcription

Click to expand full text

( DataSheet : www.DataSheet4U.com ) PRELIMINARY INFORMATION ICS650-14B Networking System Clock Description The ICS650-14B is a low cost, low jitter, high performance clock synthesizer customized for networking systems applications. Using analog Phase-Locked Loop (PLL) techniques, the device accepts a 25.0 MHz clock or fundamental mode crystal input to produce multiple output clocks of one fixed 25.0 MHz, a four (plus one) frequency selectable bank, and two frequency selectable clocks. All output clocks are frequency locked together. The ICS650R-14B outputs all have 0 ppm synthesis error. Features • Packaged in 20 pin (150 mil) SSOP (QSOP) • 25.00 MHz fundamental crystal or clock input • One fixed output clock of one 25.

Published: Apr 27, 2006 |