Datasheet4U Logo Datasheet4U.com

ICS854057 - 4:1 OR 2:1 LVDS CLOCK MULTIPLEXER

General Description

The ICS854057 is a 4:1 or 2:1 LVDS Clock Multiplexer which can operate up to 2GHz and is a HiPerClockS™ member of the HiPerClockS™ family of High Performance Clock Solutions from ICS.

The PCLK, nPCLK pairs can accept most standard differential input levels.

Key Features

  • High speed differential multiplexer. The device can be configured as either a 4:1 or 2:1 multiplexer.
  • Single LVDS output.
  • 4 selectable PCLK, nPCLK inputs with internal termination.
  • PCLK, nPCLK pairs can accept the following differential input levels: LVPECL, LVDS, CML, SSTL.
  • Output frequency: >2GHz.
  • Part-to-part skew: 200ps (maximum).
  • Propagation delay: 800ps (maximum).
  • Additive phase jitter, RMS: 66fs (typical).
  • 2.

📥 Download Datasheet

Datasheet Details

Part number ICS854057
Manufacturer Integrated Circuit Systems
File Size 240.22 KB
Description 4:1 OR 2:1 LVDS CLOCK MULTIPLEXER
Datasheet download datasheet ICS854057 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS854104 Differential-to-LVDS Fanout Buffer Renesas
ICS85411I 1-TO-2 DIFFERENTIAL-TO-LVDS FANOUT BUFFER Integrated Device Technology
ICS8543 Differential-to-LVDS Fanout Buffer Renesas
ICS8543I Differential-to-LVDS Fanout Buffer Renesas
ICS8543I Differential-to-LVDS Fanout Buffer Integrated Device Technology

Other Datasheets by Integrated Circuit Systems

Part Number Description
ICS854054 4:1 DIFFERENTIAL-TO-LVDS CLOCK MULTIPLEXER
ICS854058AG DIFFERENTIAL-TO-LVDS CLOCK MULTIPLEXER
ICS85401 2:1 DIFFERENTIAL-TO-LVDS MULTIPLEXER
ICS85408 TO-8 DIFFERENTIAL-TO-LVDS CLOCK DISTRIBUTION CHIP
ICS85411 1-TO-2 DIFFERENTIAL-TO-LVDS FANOUT BUFFER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Integrated Circuit Systems, Inc. ICS854057 4:1 OR 2:1 LVDS CLOCK MULTIPLEXER WITH INTERNAL INPUT TERMINATION FEATURES • High speed differential multiplexer. The device can be configured as either a 4:1 or 2:1 multiplexer • Single LVDS output • 4 selectable PCLK, nPCLK inputs with internal termination • PCLK, nPCLK pairs can accept the following differential input levels: LVPECL, LVDS, CML, SSTL • Output frequency: >2GHz • Part-to-part skew: 200ps (maximum) • Propagation delay: 800ps (maximum) • Additive phase jitter, RMS: 66fs (typical) • 2.