Datasheet4U Logo Datasheet4U.com

ICS9248-134 - Frequency Generator & Integrated Buffers

Datasheet Summary

Description

The ICS9248-134 is a main clock synthesizer chip for Pentium II based systems using Rambus Interface DRAMs.

This chip provides all the clocks required for such a system when used with a Direct Rambus Clock Generator(DRCG) chip such as the ICS9212-01.

Features

  • 3 - CPUs @ 2.5V, up to 180MHz.
  • 1 - CPU/2 @ 2.5V.
  • 3 - IOAPIC @ 2.5V, PCI or PCI/2.
  • 3 - 3V66MHz @ 3.3V.
  • 11 - PCIs @ 3.3V.
  • 1 - 48MHz, @ 3.3V fixed.
  • 1 - 24/48MHz, @ 3.3V Features:.
  • Support power management: Power down Mode from I2C programming.
  • Spread spectrum for EMI control ± 0.25% center spread). Uses external 14.318MHz crystal Pin Configuration GND REF0.
  • SEL24_48#/REF1 VDDREF X1 X2 GND.
  • FS0/.

📥 Download Datasheet

Datasheet preview – ICS9248-134

Datasheet Details

Part number ICS9248-134
Manufacturer Integrated Circuit Systems
File Size 294.27 KB
Description Frequency Generator & Integrated Buffers
Datasheet download datasheet ICS9248-134 Datasheet
Additional preview pages of the ICS9248-134 datasheet.
Other Datasheets by Integrated Circuit Systems

Full PDF Text Transcription

Click to expand full text
Integrated Circuit Systems, Inc. ICS9248-134 Frequency Timing Generator for PENTIUM II/III Systems Recommended Application: For Intel Camino Style Chipsets Output Features: • 3 - CPUs @ 2.5V, up to 180MHz. • 1 - CPU/2 @ 2.5V. • 3 - IOAPIC @ 2.5V, PCI or PCI/2 • 3 - 3V66MHz @ 3.3V. • 11 - PCIs @ 3.3V • 1 - 48MHz, @ 3.3V fixed • 1 - 24/48MHz, @ 3.3V Features: • Support power management: Power down Mode from I2C programming. • • Spread spectrum for EMI control ± 0.25% center spread). Uses external 14.
Published: |