ICS9248-136 Datasheet PDF - Integrated Circuit Systems Frequency Generator & Integrated Buffers Specs

ICS9248-136 - Frequency Generator & Integrated Buffers

Datasheet Summary

Description

3.3V Power supply for SDRAM output buffers, PCI output buffers, reference output buffers and 48MHz output AGP frequency select pin.

14.318 MHz reference clock.

Frequency select pin.

Features

1 - Differential pair open drain CPU clock.
1 - Single-ended open drain CPU clock.
13 - SDRAM @ 3.3V.
6- PCI @3.3V,.
2 - AGP @ 3.3V.
1- 48MHz, @3.3V fixed.
1- 24/48MHz, @3.3V selectable by I2C (Default is 24MHz).
2- REF @3.3V, 14.318MHz. Features:.
Up to 166MHz frequency support.
Support FS0-FS3 trapping status bit for I2C read back.
Support power management: CPU, PCI, SDRAM stop and Power down.

Datasheet Details

Part number	ICS9248-136
Manufacturer	Integrated Circuit Systems
File Size	231.81 KB
Description	Frequency Generator & Integrated Buffers
Datasheet	ICS9248-136 Datasheet
Additional preview pages of the ICS9248-136 datasheet.

📁 Similar Datasheet

ICS9248-138 - Frequency Generator & Integrated Buffer (Renesas)

ICS9248-128 - Frequency Generator & Integrated Buffer (Renesas)

ICS9248-192 - Frequency Timing Generator (Renesas)

ICS9248-39 - Frequency Generator & Integrated Buffer (Renesas)

ICS9248-55 - Pentium/Pro/II System Clock (Renesas)

ICS9248-61 - Frequency Timing Generator (Renesas)

ICS9248-77 - Frequency Timing Generator (Renesas)

ICS9248-80 - General Purpose 133MHz System Clock (Renesas)

ICS9248-81 - Frequency Generator & Integrated Buffer (Renesas)

ICS9248-87 - Frequency Generator & Integrated Buffer (Renesas)

Full PDF Text Transcription

Click to expand full text

Integrated Circuit Systems, Inc. ICS9248-136 Advance Information Frequency Generator & Integrated Buffers for K7 Processor Recommended Application: Single chip clock solution for SIS 730S K7 chipset. Output Features: • 1 - Differential pair open drain CPU clock • 1 - Single-ended open drain CPU clock • 13 - SDRAM @ 3.3V • 6- PCI @3.3V, • 2 - AGP @ 3.3V • 1- 48MHz, @3.3V fixed. • 1- 24/48MHz, @3.3V selectable by I2C (Default is 24MHz) • 2- REF @3.3V, 14.318MHz. Features: • Up to 166MHz frequency support • Support FS0-FS3 trapping status bit for I2C read back. • Support power management: CPU, PCI, SDRAM stop and Power down Mode from I2C programming. • Spread spectrum for EMI control (0 to -0.5%, ± 0.25%). • Uses external 14.

Published: Oct 7, 2005 |